├── ALU ├── ALU.v ├── ALU_Tb.sv ├── Addition-Subtraction.v ├── Converter.v ├── Division.v ├── Iteration.v ├── Multiplication.v └── Priority Encoder.v ├── Addition and Subtraction ├── Addition-Subtraction.v ├── Addition_Add_tb.v ├── Addition_Sub_tb.v ├── Addition_tb.sv ├── Priority Encoder.v ├── ResultsAdd.txt ├── ResultsSub.txt ├── TestCasesGeneratorAddition.py └── TestCasesGeneratorSubtraction.py ├── Copying ├── Division ├── Addition-Subtraction.v ├── Division.v ├── Division_tb.v ├── Iteration.v ├── Multiplication.v ├── Priority Encoder.v ├── ResultsDivision.txt ├── TestCasesGeneratorDivision.py └── TestVectorDivision ├── Multiplication ├── Multiplication.v ├── Multiplication_tb.v ├── Multiplication_tb_python.v ├── ResultsMultiplication.txt ├── TestCasesGeneratorMultiplication.py └── TestVectorMultiply └── Readme /ALU/ALU.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/ALU/ALU.v -------------------------------------------------------------------------------- /ALU/ALU_Tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/ALU/ALU_Tb.sv -------------------------------------------------------------------------------- /ALU/Addition-Subtraction.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/ALU/Addition-Subtraction.v -------------------------------------------------------------------------------- /ALU/Converter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/ALU/Converter.v -------------------------------------------------------------------------------- /ALU/Division.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/ALU/Division.v -------------------------------------------------------------------------------- /ALU/Iteration.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/ALU/Iteration.v -------------------------------------------------------------------------------- /ALU/Multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/ALU/Multiplication.v -------------------------------------------------------------------------------- /ALU/Priority Encoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/ALU/Priority Encoder.v -------------------------------------------------------------------------------- /Addition and Subtraction/Addition-Subtraction.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Addition and Subtraction/Addition-Subtraction.v -------------------------------------------------------------------------------- /Addition and Subtraction/Addition_Add_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Addition and Subtraction/Addition_Add_tb.v -------------------------------------------------------------------------------- /Addition and Subtraction/Addition_Sub_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Addition and Subtraction/Addition_Sub_tb.v -------------------------------------------------------------------------------- /Addition and Subtraction/Addition_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Addition and Subtraction/Addition_tb.sv -------------------------------------------------------------------------------- /Addition and Subtraction/Priority Encoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Addition and Subtraction/Priority Encoder.v -------------------------------------------------------------------------------- /Addition and Subtraction/ResultsAdd.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Addition and Subtraction/ResultsAdd.txt -------------------------------------------------------------------------------- /Addition and Subtraction/ResultsSub.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Addition and Subtraction/ResultsSub.txt -------------------------------------------------------------------------------- /Addition and Subtraction/TestCasesGeneratorAddition.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Addition and Subtraction/TestCasesGeneratorAddition.py -------------------------------------------------------------------------------- /Addition and Subtraction/TestCasesGeneratorSubtraction.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Addition and Subtraction/TestCasesGeneratorSubtraction.py -------------------------------------------------------------------------------- /Copying: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Copying -------------------------------------------------------------------------------- /Division/Addition-Subtraction.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Division/Addition-Subtraction.v -------------------------------------------------------------------------------- /Division/Division.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Division/Division.v -------------------------------------------------------------------------------- /Division/Division_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Division/Division_tb.v -------------------------------------------------------------------------------- /Division/Iteration.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Division/Iteration.v -------------------------------------------------------------------------------- /Division/Multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Division/Multiplication.v -------------------------------------------------------------------------------- /Division/Priority Encoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Division/Priority Encoder.v -------------------------------------------------------------------------------- /Division/ResultsDivision.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Division/ResultsDivision.txt -------------------------------------------------------------------------------- /Division/TestCasesGeneratorDivision.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Division/TestCasesGeneratorDivision.py -------------------------------------------------------------------------------- /Division/TestVectorDivision: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Division/TestVectorDivision -------------------------------------------------------------------------------- /Multiplication/Multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Multiplication/Multiplication.v -------------------------------------------------------------------------------- /Multiplication/Multiplication_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Multiplication/Multiplication_tb.v -------------------------------------------------------------------------------- /Multiplication/Multiplication_tb_python.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Multiplication/Multiplication_tb_python.v -------------------------------------------------------------------------------- /Multiplication/ResultsMultiplication.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Multiplication/ResultsMultiplication.txt -------------------------------------------------------------------------------- /Multiplication/TestCasesGeneratorMultiplication.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Multiplication/TestCasesGeneratorMultiplication.py -------------------------------------------------------------------------------- /Multiplication/TestVectorMultiply: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Multiplication/TestVectorMultiply -------------------------------------------------------------------------------- /Readme: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nishthaparashar/Floating-Point-ALU-in-Verilog/HEAD/Readme --------------------------------------------------------------------------------