├── .gitignore ├── LICENSE ├── Makefile ├── README.md ├── doc ├── i2c_master_wb.md └── uart_wb.md ├── no2core.mk ├── rtl ├── delay.v ├── fifo_sync_ram.v ├── fifo_sync_shift.v ├── glitch_filter.v ├── i2c_master.v ├── i2c_master_wb.v ├── muacm2wb.v ├── pdm.v ├── prims.v ├── pwm.v ├── ram_sdp.v ├── stream2wb.v ├── uart2wb.v ├── uart_rx.v ├── uart_tx.v ├── uart_wb.v ├── xclk_strobe.v └── xclk_wb.v └── sim ├── fifo_tb.v ├── pdm_tb.v └── uart_tb.v /.gitignore: -------------------------------------------------------------------------------- 1 | build-tmp 2 | __pycache__ 3 | *.vcd 4 | .*.swp 5 | -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/README.md -------------------------------------------------------------------------------- /doc/i2c_master_wb.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/doc/i2c_master_wb.md -------------------------------------------------------------------------------- /doc/uart_wb.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/doc/uart_wb.md -------------------------------------------------------------------------------- /no2core.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/no2core.mk -------------------------------------------------------------------------------- /rtl/delay.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/delay.v -------------------------------------------------------------------------------- /rtl/fifo_sync_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/fifo_sync_ram.v -------------------------------------------------------------------------------- /rtl/fifo_sync_shift.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/fifo_sync_shift.v -------------------------------------------------------------------------------- /rtl/glitch_filter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/glitch_filter.v -------------------------------------------------------------------------------- /rtl/i2c_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/i2c_master.v -------------------------------------------------------------------------------- /rtl/i2c_master_wb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/i2c_master_wb.v -------------------------------------------------------------------------------- /rtl/muacm2wb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/muacm2wb.v -------------------------------------------------------------------------------- /rtl/pdm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/pdm.v -------------------------------------------------------------------------------- /rtl/prims.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/prims.v -------------------------------------------------------------------------------- /rtl/pwm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/pwm.v -------------------------------------------------------------------------------- /rtl/ram_sdp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/ram_sdp.v -------------------------------------------------------------------------------- /rtl/stream2wb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/stream2wb.v -------------------------------------------------------------------------------- /rtl/uart2wb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/uart2wb.v -------------------------------------------------------------------------------- /rtl/uart_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/uart_rx.v -------------------------------------------------------------------------------- /rtl/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/uart_tx.v -------------------------------------------------------------------------------- /rtl/uart_wb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/uart_wb.v -------------------------------------------------------------------------------- /rtl/xclk_strobe.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/xclk_strobe.v -------------------------------------------------------------------------------- /rtl/xclk_wb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/rtl/xclk_wb.v -------------------------------------------------------------------------------- /sim/fifo_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/sim/fifo_tb.v -------------------------------------------------------------------------------- /sim/pdm_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/sim/pdm_tb.v -------------------------------------------------------------------------------- /sim/uart_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/no2fpga/no2misc/HEAD/sim/uart_tb.v --------------------------------------------------------------------------------