├── .gitattributes ├── .github └── workflows │ └── ci.yml ├── .gitignore ├── .gitmodules ├── .pep8 ├── .prospector.yaml ├── .vscode ├── extensions.json └── settings.json ├── LICENSE ├── Makefile ├── README.md ├── example ├── input │ ├── default.ini │ ├── no_default.ini │ ├── sphinx.ini │ ├── test.xml │ └── test2.xml ├── output │ ├── example.docx │ ├── example.h │ ├── example.html │ ├── example.md │ ├── example.pdf │ ├── example.rst │ ├── example.rtf │ ├── example2.h │ ├── example2.md │ ├── example2.pdf │ ├── example2.rst │ ├── example2_sv_pkg.sv │ ├── example2_sv_pkg.svh │ ├── example2_vhd_pkg.vhd │ ├── example_sv_pkg.sv │ ├── example_sv_pkg.svh │ └── example_vhd_pkg.vhd ├── output_default │ ├── example.h │ ├── example.md │ ├── example.rst │ ├── example_sv_pkg.sv │ ├── example_sv_pkg.svh │ └── example_vhd_pkg.vhd ├── output_no_default │ ├── example.h │ ├── example.md │ ├── example.rst │ ├── example_sv_pkg.sv │ ├── example_sv_pkg.svh │ └── example_vhd_pkg.vhd ├── output_sphinx │ ├── conf.py │ ├── example.pdf │ ├── example.rst │ └── index.rst ├── output_sphinx2 │ ├── conf.py │ ├── example2.pdf │ ├── example2.rst │ └── index.rst ├── tb │ ├── sv_dut.sv │ ├── tb.sv │ ├── tb_vhd.vhd │ └── vhd_dut.vhd └── test │ └── example.c ├── ipxact2systemverilog ├── __init__.py ├── cli.py ├── ipxact2hdlCommon.py └── validate.py └── pyproject.toml /.gitattributes: -------------------------------------------------------------------------------- 1 | *.pdf -diff -------------------------------------------------------------------------------- /.github/workflows/ci.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/.github/workflows/ci.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/.gitmodules -------------------------------------------------------------------------------- /.pep8: -------------------------------------------------------------------------------- 1 | [pep8] 2 | max-line-length = 120 -------------------------------------------------------------------------------- /.prospector.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/.prospector.yaml -------------------------------------------------------------------------------- /.vscode/extensions.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/.vscode/extensions.json -------------------------------------------------------------------------------- /.vscode/settings.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/.vscode/settings.json -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/README.md -------------------------------------------------------------------------------- /example/input/default.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/input/default.ini -------------------------------------------------------------------------------- /example/input/no_default.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/input/no_default.ini -------------------------------------------------------------------------------- /example/input/sphinx.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/input/sphinx.ini -------------------------------------------------------------------------------- /example/input/test.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/input/test.xml -------------------------------------------------------------------------------- /example/input/test2.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/input/test2.xml -------------------------------------------------------------------------------- /example/output/example.docx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example.docx -------------------------------------------------------------------------------- /example/output/example.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example.h -------------------------------------------------------------------------------- /example/output/example.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example.html -------------------------------------------------------------------------------- /example/output/example.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example.md -------------------------------------------------------------------------------- /example/output/example.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example.pdf -------------------------------------------------------------------------------- /example/output/example.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example.rst -------------------------------------------------------------------------------- /example/output/example.rtf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example.rtf -------------------------------------------------------------------------------- /example/output/example2.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example2.h -------------------------------------------------------------------------------- /example/output/example2.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example2.md -------------------------------------------------------------------------------- /example/output/example2.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example2.pdf -------------------------------------------------------------------------------- /example/output/example2.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example2.rst -------------------------------------------------------------------------------- /example/output/example2_sv_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example2_sv_pkg.sv -------------------------------------------------------------------------------- /example/output/example2_sv_pkg.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example2_sv_pkg.svh -------------------------------------------------------------------------------- /example/output/example2_vhd_pkg.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example2_vhd_pkg.vhd -------------------------------------------------------------------------------- /example/output/example_sv_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example_sv_pkg.sv -------------------------------------------------------------------------------- /example/output/example_sv_pkg.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example_sv_pkg.svh -------------------------------------------------------------------------------- /example/output/example_vhd_pkg.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output/example_vhd_pkg.vhd -------------------------------------------------------------------------------- /example/output_default/example.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_default/example.h -------------------------------------------------------------------------------- /example/output_default/example.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_default/example.md -------------------------------------------------------------------------------- /example/output_default/example.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_default/example.rst -------------------------------------------------------------------------------- /example/output_default/example_sv_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_default/example_sv_pkg.sv -------------------------------------------------------------------------------- /example/output_default/example_sv_pkg.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_default/example_sv_pkg.svh -------------------------------------------------------------------------------- /example/output_default/example_vhd_pkg.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_default/example_vhd_pkg.vhd -------------------------------------------------------------------------------- /example/output_no_default/example.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_no_default/example.h -------------------------------------------------------------------------------- /example/output_no_default/example.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_no_default/example.md -------------------------------------------------------------------------------- /example/output_no_default/example.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_no_default/example.rst -------------------------------------------------------------------------------- /example/output_no_default/example_sv_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_no_default/example_sv_pkg.sv -------------------------------------------------------------------------------- /example/output_no_default/example_sv_pkg.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_no_default/example_sv_pkg.svh -------------------------------------------------------------------------------- /example/output_no_default/example_vhd_pkg.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_no_default/example_vhd_pkg.vhd -------------------------------------------------------------------------------- /example/output_sphinx/conf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_sphinx/conf.py -------------------------------------------------------------------------------- /example/output_sphinx/example.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_sphinx/example.pdf -------------------------------------------------------------------------------- /example/output_sphinx/example.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_sphinx/example.rst -------------------------------------------------------------------------------- /example/output_sphinx/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_sphinx/index.rst -------------------------------------------------------------------------------- /example/output_sphinx2/conf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_sphinx2/conf.py -------------------------------------------------------------------------------- /example/output_sphinx2/example2.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_sphinx2/example2.pdf -------------------------------------------------------------------------------- /example/output_sphinx2/example2.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_sphinx2/example2.rst -------------------------------------------------------------------------------- /example/output_sphinx2/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/output_sphinx2/index.rst -------------------------------------------------------------------------------- /example/tb/sv_dut.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/tb/sv_dut.sv -------------------------------------------------------------------------------- /example/tb/tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/tb/tb.sv -------------------------------------------------------------------------------- /example/tb/tb_vhd.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/tb/tb_vhd.vhd -------------------------------------------------------------------------------- /example/tb/vhd_dut.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/tb/vhd_dut.vhd -------------------------------------------------------------------------------- /example/test/example.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/example/test/example.c -------------------------------------------------------------------------------- /ipxact2systemverilog/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /ipxact2systemverilog/cli.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/ipxact2systemverilog/cli.py -------------------------------------------------------------------------------- /ipxact2systemverilog/ipxact2hdlCommon.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/ipxact2systemverilog/ipxact2hdlCommon.py -------------------------------------------------------------------------------- /ipxact2systemverilog/validate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/ipxact2systemverilog/validate.py -------------------------------------------------------------------------------- /pyproject.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/oddball/ipxact2systemverilog/HEAD/pyproject.toml --------------------------------------------------------------------------------