├── .gitignore ├── ALU ├── ALU.v ├── ALU_tb.v └── INSTRUCCIONES ALU.pdf ├── DECO_INSTR ├── DECO_INSTR.v ├── DECO_INSTR_tb.v ├── DecInstDocum.pdf └── IRQ.inst ├── FSM └── FSM.v ├── IRQ ├── IRQ.v ├── IRQ_tb.v └── IRQmanual.pdf ├── LICENSE ├── MEMORY_INTERFACE ├── MEMORY_INTERFACE.v └── Memory-Interface.pdf ├── MULT ├── MULT.v ├── MULT_tb.v └── Multiplicador-Informe.pdf ├── Makefile ├── README.md ├── REG_FILE └── REG_FILE.v ├── UTILITIES ├── UTILITY.v └── Utilidades del procesador - Manual de UsuarioV2.0.pdf ├── firmware ├── .gitignore ├── README ├── custom_ops.S ├── custom_ops.S~ ├── makehex.py ├── makejs.py ├── sections.lds ├── start.S ├── start.S~ └── start_mini.S ├── mriscvcore.v ├── mriscvcore_tb.v ├── riscv_core.png ├── seecode.sh └── tests ├── .gitignore ├── LICENSE ├── README ├── add.S ├── addi.S ├── and.S ├── andi.S ├── auipc.S ├── beq.S ├── bge.S ├── bgeu.S ├── blt.S ├── bltu.S ├── bne.S ├── div.S.disabled ├── divu.S.disabled ├── j.S ├── jal.S ├── jalr.S ├── lb.S ├── lbu.S ├── lh.S ├── lhu.S ├── lui.S ├── lw.S ├── mul.S ├── mulh.S ├── mulhsu.S ├── mulhu.S ├── or.S ├── ori.S ├── rem.S.disabled ├── remu.S.disabled ├── riscv_test.h ├── sb.S ├── sh.S ├── simple.S ├── sll.S ├── slli.S ├── slt.S ├── slti.S ├── sra.S ├── srai.S ├── srl.S ├── srli.S ├── sub.S ├── sw.S ├── test_macros.h ├── weas.txt ├── xor.S └── xori.S /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/.gitignore -------------------------------------------------------------------------------- /ALU/ALU.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/ALU/ALU.v -------------------------------------------------------------------------------- /ALU/ALU_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/ALU/ALU_tb.v -------------------------------------------------------------------------------- /ALU/INSTRUCCIONES ALU.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/ALU/INSTRUCCIONES ALU.pdf -------------------------------------------------------------------------------- /DECO_INSTR/DECO_INSTR.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/DECO_INSTR/DECO_INSTR.v -------------------------------------------------------------------------------- /DECO_INSTR/DECO_INSTR_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/DECO_INSTR/DECO_INSTR_tb.v -------------------------------------------------------------------------------- /DECO_INSTR/DecInstDocum.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/DECO_INSTR/DecInstDocum.pdf -------------------------------------------------------------------------------- /DECO_INSTR/IRQ.inst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/DECO_INSTR/IRQ.inst -------------------------------------------------------------------------------- /FSM/FSM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/FSM/FSM.v -------------------------------------------------------------------------------- /IRQ/IRQ.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/IRQ/IRQ.v -------------------------------------------------------------------------------- /IRQ/IRQ_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/IRQ/IRQ_tb.v -------------------------------------------------------------------------------- /IRQ/IRQmanual.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/IRQ/IRQmanual.pdf -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/LICENSE -------------------------------------------------------------------------------- /MEMORY_INTERFACE/MEMORY_INTERFACE.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/MEMORY_INTERFACE/MEMORY_INTERFACE.v -------------------------------------------------------------------------------- /MEMORY_INTERFACE/Memory-Interface.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/MEMORY_INTERFACE/Memory-Interface.pdf -------------------------------------------------------------------------------- /MULT/MULT.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/MULT/MULT.v -------------------------------------------------------------------------------- /MULT/MULT_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/MULT/MULT_tb.v -------------------------------------------------------------------------------- /MULT/Multiplicador-Informe.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/MULT/Multiplicador-Informe.pdf -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/README.md -------------------------------------------------------------------------------- /REG_FILE/REG_FILE.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/REG_FILE/REG_FILE.v -------------------------------------------------------------------------------- /UTILITIES/UTILITY.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/UTILITIES/UTILITY.v -------------------------------------------------------------------------------- /UTILITIES/Utilidades del procesador - Manual de UsuarioV2.0.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/UTILITIES/Utilidades del procesador - Manual de UsuarioV2.0.pdf -------------------------------------------------------------------------------- /firmware/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/firmware/.gitignore -------------------------------------------------------------------------------- /firmware/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/firmware/README -------------------------------------------------------------------------------- /firmware/custom_ops.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/firmware/custom_ops.S -------------------------------------------------------------------------------- /firmware/custom_ops.S~: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/firmware/custom_ops.S~ -------------------------------------------------------------------------------- /firmware/makehex.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/firmware/makehex.py -------------------------------------------------------------------------------- /firmware/makejs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/firmware/makejs.py -------------------------------------------------------------------------------- /firmware/sections.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/firmware/sections.lds -------------------------------------------------------------------------------- /firmware/start.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/firmware/start.S -------------------------------------------------------------------------------- /firmware/start.S~: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/firmware/start.S~ -------------------------------------------------------------------------------- /firmware/start_mini.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/firmware/start_mini.S -------------------------------------------------------------------------------- /mriscvcore.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/mriscvcore.v -------------------------------------------------------------------------------- /mriscvcore_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/mriscvcore_tb.v -------------------------------------------------------------------------------- /riscv_core.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/riscv_core.png -------------------------------------------------------------------------------- /seecode.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/seecode.sh -------------------------------------------------------------------------------- /tests/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/.gitignore -------------------------------------------------------------------------------- /tests/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/LICENSE -------------------------------------------------------------------------------- /tests/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/README -------------------------------------------------------------------------------- /tests/add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/add.S -------------------------------------------------------------------------------- /tests/addi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/addi.S -------------------------------------------------------------------------------- /tests/and.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/and.S -------------------------------------------------------------------------------- /tests/andi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/andi.S -------------------------------------------------------------------------------- /tests/auipc.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/auipc.S -------------------------------------------------------------------------------- /tests/beq.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/beq.S -------------------------------------------------------------------------------- /tests/bge.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/bge.S -------------------------------------------------------------------------------- /tests/bgeu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/bgeu.S -------------------------------------------------------------------------------- /tests/blt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/blt.S -------------------------------------------------------------------------------- /tests/bltu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/bltu.S -------------------------------------------------------------------------------- /tests/bne.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/bne.S -------------------------------------------------------------------------------- /tests/div.S.disabled: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/div.S.disabled -------------------------------------------------------------------------------- /tests/divu.S.disabled: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/divu.S.disabled -------------------------------------------------------------------------------- /tests/j.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/j.S -------------------------------------------------------------------------------- /tests/jal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/jal.S -------------------------------------------------------------------------------- /tests/jalr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/jalr.S -------------------------------------------------------------------------------- /tests/lb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/lb.S -------------------------------------------------------------------------------- /tests/lbu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/lbu.S -------------------------------------------------------------------------------- /tests/lh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/lh.S -------------------------------------------------------------------------------- /tests/lhu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/lhu.S -------------------------------------------------------------------------------- /tests/lui.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/lui.S -------------------------------------------------------------------------------- /tests/lw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/lw.S -------------------------------------------------------------------------------- /tests/mul.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/mul.S -------------------------------------------------------------------------------- /tests/mulh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/mulh.S -------------------------------------------------------------------------------- /tests/mulhsu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/mulhsu.S -------------------------------------------------------------------------------- /tests/mulhu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/mulhu.S -------------------------------------------------------------------------------- /tests/or.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/or.S -------------------------------------------------------------------------------- /tests/ori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/ori.S -------------------------------------------------------------------------------- /tests/rem.S.disabled: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/rem.S.disabled -------------------------------------------------------------------------------- /tests/remu.S.disabled: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/remu.S.disabled -------------------------------------------------------------------------------- /tests/riscv_test.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/riscv_test.h -------------------------------------------------------------------------------- /tests/sb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/sb.S -------------------------------------------------------------------------------- /tests/sh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/sh.S -------------------------------------------------------------------------------- /tests/simple.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/simple.S -------------------------------------------------------------------------------- /tests/sll.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/sll.S -------------------------------------------------------------------------------- /tests/slli.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/slli.S -------------------------------------------------------------------------------- /tests/slt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/slt.S -------------------------------------------------------------------------------- /tests/slti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/slti.S -------------------------------------------------------------------------------- /tests/sra.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/sra.S -------------------------------------------------------------------------------- /tests/srai.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/srai.S -------------------------------------------------------------------------------- /tests/srl.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/srl.S -------------------------------------------------------------------------------- /tests/srli.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/srli.S -------------------------------------------------------------------------------- /tests/sub.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/sub.S -------------------------------------------------------------------------------- /tests/sw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/sw.S -------------------------------------------------------------------------------- /tests/test_macros.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/test_macros.h -------------------------------------------------------------------------------- /tests/weas.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/weas.txt -------------------------------------------------------------------------------- /tests/xor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/xor.S -------------------------------------------------------------------------------- /tests/xori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/onchipuis/mriscvcore/HEAD/tests/xori.S --------------------------------------------------------------------------------