├── .gitignore ├── CITATION.cff ├── LICENSE ├── README.md ├── examples ├── .Xil │ ├── Vivado-48148-ATOM │ │ ├── .lpr │ │ ├── elab.rtd │ │ ├── incrSyn │ │ │ ├── 517545930 │ │ │ │ └── u │ │ │ │ │ ├── childModToGenomes.map │ │ │ │ │ ├── e │ │ │ │ │ └── elab.rtd │ │ │ │ │ ├── g │ │ │ │ │ ├── global_name.straps.rtd │ │ │ │ │ └── instToEncGenName.map │ │ │ │ │ ├── genomeDependencyGraph.out │ │ │ │ │ ├── genomes.map │ │ │ │ │ ├── genomes.txt │ │ │ │ │ ├── parentModToGenomes.map │ │ │ │ │ ├── synthNameToElabName.map │ │ │ │ │ ├── t │ │ │ │ │ ├── design.rtd │ │ │ │ │ ├── files.rtd │ │ │ │ │ └── straps.rtd │ │ │ │ │ └── topModuleToGenome.map │ │ │ └── top.gnd │ │ ├── realtime │ │ │ ├── dupFiles.rpt │ │ │ ├── top.tcl │ │ │ └── top_synth.xdc │ │ └── wt │ │ │ ├── synthesis.wdf │ │ │ └── synthesis_details.wdf │ └── top_propImpl.xdc ├── README.md ├── all_modules_v2.tlv ├── fpga_lab.tlv ├── fpga_sv_template.tlv ├── fpga_template.tlv ├── ice_rgb.tlv ├── lcd_module.tlv ├── led_counter.tlv ├── light_sensor.tlv ├── pushbutton.tlv ├── seven_segment_counter.tlv ├── slideswitch.tlv ├── temperature_sensor.tlv └── vga_display.tlv ├── fpga ├── constraints │ ├── fpga_lab_constr_basys3.xdc │ ├── fpga_lab_constr_edge_artix-7.xdc │ └── fpga_lab_constr_zedboard.xdc ├── readme.md ├── run.sh └── run.tcl ├── tlv_lib ├── fpga_includes.tlv └── tiny_tapeout_lib.tlv └── viz ├── JHD162A.png ├── OSFPGA.jpg ├── VGA_monitor.png ├── artix7.png ├── basys3.png ├── chipdiscover.png ├── clear.png ├── icebreaker.png ├── nexys.png └── zedboard.png /.gitignore: -------------------------------------------------------------------------------- 1 | *.bak 2 | -------------------------------------------------------------------------------- /CITATION.cff: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/CITATION.cff -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/README.md -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/.lpr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/.lpr -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/elab.rtd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/elab.rtd -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/childModToGenomes.map: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/e/elab.rtd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/e/elab.rtd -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/g/global_name.straps.rtd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/g/global_name.straps.rtd -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/g/instToEncGenName.map: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/genomeDependencyGraph.out: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/genomes.map: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/genomes.txt: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/parentModToGenomes.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/parentModToGenomes.map -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/synthNameToElabName.map: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/t/design.rtd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/t/design.rtd -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/t/files.rtd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/t/files.rtd -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/t/straps.rtd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/t/straps.rtd -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/517545930/u/topModuleToGenome.map: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/incrSyn/top.gnd: -------------------------------------------------------------------------------- 1 | the design is too small 2 | -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/realtime/dupFiles.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/realtime/dupFiles.rpt -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/realtime/top.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/realtime/top.tcl -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/realtime/top_synth.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/realtime/top_synth.xdc -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/wt/synthesis.wdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/wt/synthesis.wdf -------------------------------------------------------------------------------- /examples/.Xil/Vivado-48148-ATOM/wt/synthesis_details.wdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/Vivado-48148-ATOM/wt/synthesis_details.wdf -------------------------------------------------------------------------------- /examples/.Xil/top_propImpl.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/.Xil/top_propImpl.xdc -------------------------------------------------------------------------------- /examples/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/README.md -------------------------------------------------------------------------------- /examples/all_modules_v2.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/all_modules_v2.tlv -------------------------------------------------------------------------------- /examples/fpga_lab.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/fpga_lab.tlv -------------------------------------------------------------------------------- /examples/fpga_sv_template.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/fpga_sv_template.tlv -------------------------------------------------------------------------------- /examples/fpga_template.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/fpga_template.tlv -------------------------------------------------------------------------------- /examples/ice_rgb.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/ice_rgb.tlv -------------------------------------------------------------------------------- /examples/lcd_module.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/lcd_module.tlv -------------------------------------------------------------------------------- /examples/led_counter.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/led_counter.tlv -------------------------------------------------------------------------------- /examples/light_sensor.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/light_sensor.tlv -------------------------------------------------------------------------------- /examples/pushbutton.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/pushbutton.tlv -------------------------------------------------------------------------------- /examples/seven_segment_counter.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/seven_segment_counter.tlv -------------------------------------------------------------------------------- /examples/slideswitch.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/slideswitch.tlv -------------------------------------------------------------------------------- /examples/temperature_sensor.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/temperature_sensor.tlv -------------------------------------------------------------------------------- /examples/vga_display.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/examples/vga_display.tlv -------------------------------------------------------------------------------- /fpga/constraints/fpga_lab_constr_basys3.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/fpga/constraints/fpga_lab_constr_basys3.xdc -------------------------------------------------------------------------------- /fpga/constraints/fpga_lab_constr_edge_artix-7.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/fpga/constraints/fpga_lab_constr_edge_artix-7.xdc -------------------------------------------------------------------------------- /fpga/constraints/fpga_lab_constr_zedboard.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/fpga/constraints/fpga_lab_constr_zedboard.xdc -------------------------------------------------------------------------------- /fpga/readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/fpga/readme.md -------------------------------------------------------------------------------- /fpga/run.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/fpga/run.sh -------------------------------------------------------------------------------- /fpga/run.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/fpga/run.tcl -------------------------------------------------------------------------------- /tlv_lib/fpga_includes.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/tlv_lib/fpga_includes.tlv -------------------------------------------------------------------------------- /tlv_lib/tiny_tapeout_lib.tlv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/tlv_lib/tiny_tapeout_lib.tlv -------------------------------------------------------------------------------- /viz/JHD162A.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/viz/JHD162A.png -------------------------------------------------------------------------------- /viz/OSFPGA.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/viz/OSFPGA.jpg -------------------------------------------------------------------------------- /viz/VGA_monitor.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/viz/VGA_monitor.png -------------------------------------------------------------------------------- /viz/artix7.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/viz/artix7.png -------------------------------------------------------------------------------- /viz/basys3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/viz/basys3.png -------------------------------------------------------------------------------- /viz/chipdiscover.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/viz/chipdiscover.png -------------------------------------------------------------------------------- /viz/clear.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/viz/clear.png -------------------------------------------------------------------------------- /viz/icebreaker.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/viz/icebreaker.png -------------------------------------------------------------------------------- /viz/nexys.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/viz/nexys.png -------------------------------------------------------------------------------- /viz/zedboard.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/HEAD/viz/zedboard.png --------------------------------------------------------------------------------