├── .gitignore ├── README.md ├── bin ├── spispy └── write-ram ├── images ├── clip.jpg ├── data.jpg ├── dram-read.png ├── header.jpg └── mainboard.jpg ├── serial └── serial.ino ├── sfdp.bin └── verilog ├── Makefile ├── Makefile.icestorm ├── acm-test.v ├── fifo-test.v ├── fifo.v ├── flasher.v ├── gpio.v ├── pll_48.v ├── sdram-test.v ├── sdram_ctrl.v ├── sdram_demo.v ├── serial-echo.v ├── spi_controller.v ├── spi_device.v ├── spi_flash.v ├── spispy.v ├── uart-test.v ├── uart.v ├── ulx3s_v20.lpf ├── usb ├── Makefile ├── edge_detect.v ├── serial-demo.v ├── strobe.v ├── usb_fs_in_arb.v ├── usb_fs_in_pe.v ├── usb_fs_out_arb.v ├── usb_fs_out_pe.v ├── usb_fs_pe.v ├── usb_fs_rx.v ├── usb_fs_tx.v ├── usb_fs_tx_mux.v ├── usb_serial.v ├── usb_serial_ctrl_ep.v ├── usb_serial_ep.v └── usb_uart.v ├── user.v └── util.v /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/.gitignore -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/README.md -------------------------------------------------------------------------------- /bin/spispy: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/bin/spispy -------------------------------------------------------------------------------- /bin/write-ram: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/bin/write-ram -------------------------------------------------------------------------------- /images/clip.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/images/clip.jpg -------------------------------------------------------------------------------- /images/data.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/images/data.jpg -------------------------------------------------------------------------------- /images/dram-read.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/images/dram-read.png -------------------------------------------------------------------------------- /images/header.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/images/header.jpg -------------------------------------------------------------------------------- /images/mainboard.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/images/mainboard.jpg -------------------------------------------------------------------------------- /serial/serial.ino: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/serial/serial.ino -------------------------------------------------------------------------------- /sfdp.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/sfdp.bin -------------------------------------------------------------------------------- /verilog/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/Makefile -------------------------------------------------------------------------------- /verilog/Makefile.icestorm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/Makefile.icestorm -------------------------------------------------------------------------------- /verilog/acm-test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/acm-test.v -------------------------------------------------------------------------------- /verilog/fifo-test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/fifo-test.v -------------------------------------------------------------------------------- /verilog/fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/fifo.v -------------------------------------------------------------------------------- /verilog/flasher.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/flasher.v -------------------------------------------------------------------------------- /verilog/gpio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/gpio.v -------------------------------------------------------------------------------- /verilog/pll_48.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/pll_48.v -------------------------------------------------------------------------------- /verilog/sdram-test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/sdram-test.v -------------------------------------------------------------------------------- /verilog/sdram_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/sdram_ctrl.v -------------------------------------------------------------------------------- /verilog/sdram_demo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/sdram_demo.v -------------------------------------------------------------------------------- /verilog/serial-echo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/serial-echo.v -------------------------------------------------------------------------------- /verilog/spi_controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/spi_controller.v -------------------------------------------------------------------------------- /verilog/spi_device.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/spi_device.v -------------------------------------------------------------------------------- /verilog/spi_flash.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/spi_flash.v -------------------------------------------------------------------------------- /verilog/spispy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/spispy.v -------------------------------------------------------------------------------- /verilog/uart-test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/uart-test.v -------------------------------------------------------------------------------- /verilog/uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/uart.v -------------------------------------------------------------------------------- /verilog/ulx3s_v20.lpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/ulx3s_v20.lpf -------------------------------------------------------------------------------- /verilog/usb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/Makefile -------------------------------------------------------------------------------- /verilog/usb/edge_detect.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/edge_detect.v -------------------------------------------------------------------------------- /verilog/usb/serial-demo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/serial-demo.v -------------------------------------------------------------------------------- /verilog/usb/strobe.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/strobe.v -------------------------------------------------------------------------------- /verilog/usb/usb_fs_in_arb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_fs_in_arb.v -------------------------------------------------------------------------------- /verilog/usb/usb_fs_in_pe.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_fs_in_pe.v -------------------------------------------------------------------------------- /verilog/usb/usb_fs_out_arb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_fs_out_arb.v -------------------------------------------------------------------------------- /verilog/usb/usb_fs_out_pe.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_fs_out_pe.v -------------------------------------------------------------------------------- /verilog/usb/usb_fs_pe.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_fs_pe.v -------------------------------------------------------------------------------- /verilog/usb/usb_fs_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_fs_rx.v -------------------------------------------------------------------------------- /verilog/usb/usb_fs_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_fs_tx.v -------------------------------------------------------------------------------- /verilog/usb/usb_fs_tx_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_fs_tx_mux.v -------------------------------------------------------------------------------- /verilog/usb/usb_serial.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_serial.v -------------------------------------------------------------------------------- /verilog/usb/usb_serial_ctrl_ep.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_serial_ctrl_ep.v -------------------------------------------------------------------------------- /verilog/usb/usb_serial_ep.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_serial_ep.v -------------------------------------------------------------------------------- /verilog/usb/usb_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/usb/usb_uart.v -------------------------------------------------------------------------------- /verilog/user.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/user.v -------------------------------------------------------------------------------- /verilog/util.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/osresearch/spispy/HEAD/verilog/util.v --------------------------------------------------------------------------------