├── LICENSE ├── README.md └── pictures ├── Bus_Add_device.png ├── Cache_code.png ├── Cache_miss.png ├── Core_spike.png ├── Instruction_MMU.png ├── Memory_system.png ├── Sim.png ├── Spike_main.png ├── abstract_device_t.png ├── cache_trace.png ├── hart_spike.png ├── instruction.png ├── instruction_spec.png ├── mmu_trace.png ├── trap.png ├── trap_class.png ├── trap_define_class.png └── trap_spec.png /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/README.md -------------------------------------------------------------------------------- /pictures/Bus_Add_device.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/Bus_Add_device.png -------------------------------------------------------------------------------- /pictures/Cache_code.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/Cache_code.png -------------------------------------------------------------------------------- /pictures/Cache_miss.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/Cache_miss.png -------------------------------------------------------------------------------- /pictures/Core_spike.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/Core_spike.png -------------------------------------------------------------------------------- /pictures/Instruction_MMU.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/Instruction_MMU.png -------------------------------------------------------------------------------- /pictures/Memory_system.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/Memory_system.png -------------------------------------------------------------------------------- /pictures/Sim.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/Sim.png -------------------------------------------------------------------------------- /pictures/Spike_main.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/Spike_main.png -------------------------------------------------------------------------------- /pictures/abstract_device_t.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/abstract_device_t.png -------------------------------------------------------------------------------- /pictures/cache_trace.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/cache_trace.png -------------------------------------------------------------------------------- /pictures/hart_spike.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/hart_spike.png -------------------------------------------------------------------------------- /pictures/instruction.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/instruction.png -------------------------------------------------------------------------------- /pictures/instruction_spec.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/instruction_spec.png -------------------------------------------------------------------------------- /pictures/mmu_trace.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/mmu_trace.png -------------------------------------------------------------------------------- /pictures/trap.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/trap.png -------------------------------------------------------------------------------- /pictures/trap_class.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/trap_class.png -------------------------------------------------------------------------------- /pictures/trap_define_class.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/trap_define_class.png -------------------------------------------------------------------------------- /pictures/trap_spec.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/poweihuang17/Documentation_Spike/HEAD/pictures/trap_spec.png --------------------------------------------------------------------------------