├── 1. ALU ├── README.md ├── alu32.v ├── alu_tb.v ├── dummy-decoder.v ├── expreg.txt ├── inreg1.txt ├── inreg2.txt ├── instr.txt ├── instructions.PNG ├── parameters.v └── top.v ├── 2. IMEM, DMEM, REGFILE ├── DMEM_1.mem ├── DMEM_2.mem ├── DMEM_3.mem ├── DMEM_4.mem ├── IMEM.mem ├── README.md ├── RegFile.mem ├── dmem.v ├── dmem_tb.v ├── imem.v ├── imem_tb.v ├── regfile.v ├── regfile_tb.v ├── top.v └── ucf.ucf ├── 3. Single Cycle CPU ├── CPU.v ├── CPU_BlockDiagram.jpg ├── CU.jpg ├── PC.v ├── README.md ├── Report.pdf ├── alu.v ├── alucontrol.v ├── control.v ├── cpu_tb.v ├── dmem.v ├── dmem_ini.mem ├── imem.v ├── imem1_comm.mem ├── imem1_ini.mem ├── imem2_comm.mem ├── imem2_ini.mem ├── imem3_commented.mem ├── imem3_ini.mem ├── imem4_comm.mem ├── imem4_ini.mem ├── imem5_comm.mem ├── imem5_ini.mem ├── immgen.v ├── instructions.PNG ├── regfile.v └── top.v ├── 4. Pipelined CPU ├── CPU.v ├── Captures │ ├── Capture1.PNG │ ├── Capture2.PNG │ ├── Capture3.PNG │ ├── Capture4.PNG │ ├── Capture5.PNG │ └── Capture6.PNG ├── EX_MEM.v ├── ID_EX.v ├── IF_ID.v ├── MEM_WB.v ├── PC.v ├── README.md ├── alu.v ├── alucontrol.v ├── control.v ├── cpu_tb.v ├── dmem.v ├── dmem_ini.mem ├── forwarding_unit.v ├── imem.v ├── imem1_comm.mem ├── imem1_ini.mem ├── imem2_comm.mem ├── imem2_ini.mem ├── imem3_commented.mem ├── imem3_ini.mem ├── imem4_comm.mem ├── imem4_ini.mem ├── imem5_comm.mem ├── imem5_ini.mem ├── immgen.v ├── regfile.v ├── staller.v └── top.v ├── 5. Peripheral Association ├── CPU.v ├── PC.v ├── README.md ├── alu.v ├── alucontrol.v ├── control.v ├── cpu_tb.v ├── dmem.v ├── dmem_ini.mem ├── imem.v ├── imem6_ini.mem ├── imem7_ini.mem ├── immgen.v ├── orbiter.v ├── peripheral.v ├── regfile.v └── top.v ├── 6. Exception Handling ├── CPU.v ├── EX_MEM.v ├── ID_EX.v ├── IF_ID.v ├── MEM_WB.v ├── PC.v ├── README.md ├── alu.v ├── alucontrol.v ├── control.v ├── cpu_tb.v ├── dmem.v ├── dmem_ini.mem ├── forwarding_unit.v ├── imem.v ├── imem1_comm.mem ├── imem1_ini.mem ├── imem2_comm.mem ├── imem2_ini.mem ├── imem3_commented.mem ├── imem3_ini.mem ├── imem4_comm.mem ├── imem4_ini.mem ├── imem5_comm.mem ├── imem5_ini.mem ├── immgen.v ├── regfile.v └── staller.v └── README.md /1. ALU/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/1. ALU/README.md -------------------------------------------------------------------------------- /1. ALU/alu32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/1. ALU/alu32.v -------------------------------------------------------------------------------- /1. ALU/alu_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/1. ALU/alu_tb.v -------------------------------------------------------------------------------- /1. ALU/dummy-decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/1. ALU/dummy-decoder.v -------------------------------------------------------------------------------- /1. ALU/expreg.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/1. ALU/expreg.txt -------------------------------------------------------------------------------- /1. ALU/inreg1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/1. ALU/inreg1.txt -------------------------------------------------------------------------------- /1. ALU/inreg2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/1. ALU/inreg2.txt -------------------------------------------------------------------------------- /1. ALU/instr.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/1. ALU/instr.txt -------------------------------------------------------------------------------- /1. ALU/instructions.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/1. ALU/instructions.PNG -------------------------------------------------------------------------------- /1. ALU/parameters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/1. ALU/parameters.v -------------------------------------------------------------------------------- /1. ALU/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/1. ALU/top.v -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/DMEM_1.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/DMEM_1.mem -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/DMEM_2.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/DMEM_2.mem -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/DMEM_3.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/DMEM_3.mem -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/DMEM_4.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/DMEM_4.mem -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/IMEM.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/IMEM.mem -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/README.md -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/RegFile.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/RegFile.mem -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/dmem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/dmem.v -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/dmem_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/dmem_tb.v -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/imem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/imem.v -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/imem_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/imem_tb.v -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/regfile.v -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/regfile_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/regfile_tb.v -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/2. IMEM, DMEM, REGFILE/top.v -------------------------------------------------------------------------------- /2. IMEM, DMEM, REGFILE/ucf.ucf: -------------------------------------------------------------------------------- 1 | NET "clk" LOC = "C9" | IOSTANDARD = LVCMOS33 ; 2 | -------------------------------------------------------------------------------- /3. Single Cycle CPU/CPU.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/CPU.v -------------------------------------------------------------------------------- /3. Single Cycle CPU/CPU_BlockDiagram.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/CPU_BlockDiagram.jpg -------------------------------------------------------------------------------- /3. Single Cycle CPU/CU.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/CU.jpg -------------------------------------------------------------------------------- /3. Single Cycle CPU/PC.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/PC.v -------------------------------------------------------------------------------- /3. Single Cycle CPU/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/README.md -------------------------------------------------------------------------------- /3. Single Cycle CPU/Report.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/Report.pdf -------------------------------------------------------------------------------- /3. Single Cycle CPU/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/alu.v -------------------------------------------------------------------------------- /3. Single Cycle CPU/alucontrol.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/alucontrol.v -------------------------------------------------------------------------------- /3. Single Cycle CPU/control.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/control.v -------------------------------------------------------------------------------- /3. Single Cycle CPU/cpu_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/cpu_tb.v -------------------------------------------------------------------------------- /3. Single Cycle CPU/dmem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/dmem.v -------------------------------------------------------------------------------- /3. Single Cycle CPU/dmem_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/dmem_ini.mem -------------------------------------------------------------------------------- /3. Single Cycle CPU/imem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/imem.v -------------------------------------------------------------------------------- /3. Single Cycle CPU/imem1_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/imem1_comm.mem -------------------------------------------------------------------------------- /3. Single Cycle CPU/imem1_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/imem1_ini.mem -------------------------------------------------------------------------------- /3. Single Cycle CPU/imem2_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/imem2_comm.mem -------------------------------------------------------------------------------- /3. Single Cycle CPU/imem2_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/imem2_ini.mem -------------------------------------------------------------------------------- /3. Single Cycle CPU/imem3_commented.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/imem3_commented.mem -------------------------------------------------------------------------------- /3. Single Cycle CPU/imem3_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/imem3_ini.mem -------------------------------------------------------------------------------- /3. Single Cycle CPU/imem4_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/imem4_comm.mem -------------------------------------------------------------------------------- /3. Single Cycle CPU/imem4_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/imem4_ini.mem -------------------------------------------------------------------------------- /3. Single Cycle CPU/imem5_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/imem5_comm.mem -------------------------------------------------------------------------------- /3. Single Cycle CPU/imem5_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/imem5_ini.mem -------------------------------------------------------------------------------- /3. Single Cycle CPU/immgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/immgen.v -------------------------------------------------------------------------------- /3. Single Cycle CPU/instructions.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/instructions.PNG -------------------------------------------------------------------------------- /3. Single Cycle CPU/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/regfile.v -------------------------------------------------------------------------------- /3. Single Cycle CPU/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/3. Single Cycle CPU/top.v -------------------------------------------------------------------------------- /4. Pipelined CPU/CPU.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/CPU.v -------------------------------------------------------------------------------- /4. Pipelined CPU/Captures/Capture1.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/Captures/Capture1.PNG -------------------------------------------------------------------------------- /4. Pipelined CPU/Captures/Capture2.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/Captures/Capture2.PNG -------------------------------------------------------------------------------- /4. Pipelined CPU/Captures/Capture3.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/Captures/Capture3.PNG -------------------------------------------------------------------------------- /4. Pipelined CPU/Captures/Capture4.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/Captures/Capture4.PNG -------------------------------------------------------------------------------- /4. Pipelined CPU/Captures/Capture5.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/Captures/Capture5.PNG -------------------------------------------------------------------------------- /4. Pipelined CPU/Captures/Capture6.PNG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/Captures/Capture6.PNG -------------------------------------------------------------------------------- /4. Pipelined CPU/EX_MEM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/EX_MEM.v -------------------------------------------------------------------------------- /4. Pipelined CPU/ID_EX.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/ID_EX.v -------------------------------------------------------------------------------- /4. Pipelined CPU/IF_ID.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/IF_ID.v -------------------------------------------------------------------------------- /4. Pipelined CPU/MEM_WB.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/MEM_WB.v -------------------------------------------------------------------------------- /4. Pipelined CPU/PC.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/PC.v -------------------------------------------------------------------------------- /4. Pipelined CPU/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/README.md -------------------------------------------------------------------------------- /4. Pipelined CPU/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/alu.v -------------------------------------------------------------------------------- /4. Pipelined CPU/alucontrol.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/alucontrol.v -------------------------------------------------------------------------------- /4. Pipelined CPU/control.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/control.v -------------------------------------------------------------------------------- /4. Pipelined CPU/cpu_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/cpu_tb.v -------------------------------------------------------------------------------- /4. Pipelined CPU/dmem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/dmem.v -------------------------------------------------------------------------------- /4. Pipelined CPU/dmem_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/dmem_ini.mem -------------------------------------------------------------------------------- /4. Pipelined CPU/forwarding_unit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/forwarding_unit.v -------------------------------------------------------------------------------- /4. Pipelined CPU/imem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/imem.v -------------------------------------------------------------------------------- /4. Pipelined CPU/imem1_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/imem1_comm.mem -------------------------------------------------------------------------------- /4. Pipelined CPU/imem1_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/imem1_ini.mem -------------------------------------------------------------------------------- /4. Pipelined CPU/imem2_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/imem2_comm.mem -------------------------------------------------------------------------------- /4. Pipelined CPU/imem2_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/imem2_ini.mem -------------------------------------------------------------------------------- /4. Pipelined CPU/imem3_commented.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/imem3_commented.mem -------------------------------------------------------------------------------- /4. Pipelined CPU/imem3_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/imem3_ini.mem -------------------------------------------------------------------------------- /4. Pipelined CPU/imem4_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/imem4_comm.mem -------------------------------------------------------------------------------- /4. Pipelined CPU/imem4_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/imem4_ini.mem -------------------------------------------------------------------------------- /4. Pipelined CPU/imem5_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/imem5_comm.mem -------------------------------------------------------------------------------- /4. Pipelined CPU/imem5_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/imem5_ini.mem -------------------------------------------------------------------------------- /4. Pipelined CPU/immgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/immgen.v -------------------------------------------------------------------------------- /4. Pipelined CPU/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/regfile.v -------------------------------------------------------------------------------- /4. Pipelined CPU/staller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/staller.v -------------------------------------------------------------------------------- /4. Pipelined CPU/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/4. Pipelined CPU/top.v -------------------------------------------------------------------------------- /5. Peripheral Association/CPU.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/CPU.v -------------------------------------------------------------------------------- /5. Peripheral Association/PC.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/PC.v -------------------------------------------------------------------------------- /5. Peripheral Association/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/README.md -------------------------------------------------------------------------------- /5. Peripheral Association/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/alu.v -------------------------------------------------------------------------------- /5. Peripheral Association/alucontrol.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/alucontrol.v -------------------------------------------------------------------------------- /5. Peripheral Association/control.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/control.v -------------------------------------------------------------------------------- /5. Peripheral Association/cpu_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/cpu_tb.v -------------------------------------------------------------------------------- /5. Peripheral Association/dmem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/dmem.v -------------------------------------------------------------------------------- /5. Peripheral Association/dmem_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/dmem_ini.mem -------------------------------------------------------------------------------- /5. Peripheral Association/imem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/imem.v -------------------------------------------------------------------------------- /5. Peripheral Association/imem6_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/imem6_ini.mem -------------------------------------------------------------------------------- /5. Peripheral Association/imem7_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/imem7_ini.mem -------------------------------------------------------------------------------- /5. Peripheral Association/immgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/immgen.v -------------------------------------------------------------------------------- /5. Peripheral Association/orbiter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/orbiter.v -------------------------------------------------------------------------------- /5. Peripheral Association/peripheral.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/peripheral.v -------------------------------------------------------------------------------- /5. Peripheral Association/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/regfile.v -------------------------------------------------------------------------------- /5. Peripheral Association/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/5. Peripheral Association/top.v -------------------------------------------------------------------------------- /6. Exception Handling/CPU.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/CPU.v -------------------------------------------------------------------------------- /6. Exception Handling/EX_MEM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/EX_MEM.v -------------------------------------------------------------------------------- /6. Exception Handling/ID_EX.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/ID_EX.v -------------------------------------------------------------------------------- /6. Exception Handling/IF_ID.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/IF_ID.v -------------------------------------------------------------------------------- /6. Exception Handling/MEM_WB.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/MEM_WB.v -------------------------------------------------------------------------------- /6. Exception Handling/PC.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/PC.v -------------------------------------------------------------------------------- /6. Exception Handling/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/README.md -------------------------------------------------------------------------------- /6. Exception Handling/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/alu.v -------------------------------------------------------------------------------- /6. Exception Handling/alucontrol.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/alucontrol.v -------------------------------------------------------------------------------- /6. Exception Handling/control.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/control.v -------------------------------------------------------------------------------- /6. Exception Handling/cpu_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/cpu_tb.v -------------------------------------------------------------------------------- /6. Exception Handling/dmem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/dmem.v -------------------------------------------------------------------------------- /6. Exception Handling/dmem_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/dmem_ini.mem -------------------------------------------------------------------------------- /6. Exception Handling/forwarding_unit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/forwarding_unit.v -------------------------------------------------------------------------------- /6. Exception Handling/imem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/imem.v -------------------------------------------------------------------------------- /6. Exception Handling/imem1_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/imem1_comm.mem -------------------------------------------------------------------------------- /6. Exception Handling/imem1_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/imem1_ini.mem -------------------------------------------------------------------------------- /6. Exception Handling/imem2_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/imem2_comm.mem -------------------------------------------------------------------------------- /6. Exception Handling/imem2_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/imem2_ini.mem -------------------------------------------------------------------------------- /6. Exception Handling/imem3_commented.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/imem3_commented.mem -------------------------------------------------------------------------------- /6. Exception Handling/imem3_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/imem3_ini.mem -------------------------------------------------------------------------------- /6. Exception Handling/imem4_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/imem4_comm.mem -------------------------------------------------------------------------------- /6. Exception Handling/imem4_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/imem4_ini.mem -------------------------------------------------------------------------------- /6. Exception Handling/imem5_comm.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/imem5_comm.mem -------------------------------------------------------------------------------- /6. Exception Handling/imem5_ini.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/imem5_ini.mem -------------------------------------------------------------------------------- /6. Exception Handling/immgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/immgen.v -------------------------------------------------------------------------------- /6. Exception Handling/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/regfile.v -------------------------------------------------------------------------------- /6. Exception Handling/staller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/6. Exception Handling/staller.v -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/princeofpython/Computer-Architecture/HEAD/README.md --------------------------------------------------------------------------------