├── .github └── workflows │ └── ci.yaml ├── .gitignore ├── .gitmodules ├── Dockerfile ├── LICENSE.txt ├── Makefile ├── README.md ├── c-tests-results └── .gitkeep ├── c ├── README.md ├── br_hazard.c ├── crt0.s ├── ctest.c ├── data_hazard_ex.c ├── data_hazard_wb.s ├── fib.c ├── link.ld ├── vsetvli_e32_m1.c ├── vsetvli_e32_m2.c └── vsetvli_e64_m1.c ├── patch └── start_addr.patch ├── project ├── build.properties └── plugins.sbt ├── riscv-tests-results └── .gitkeep ├── rust-tests-results └── .gitkeep ├── rust ├── .cargo │ └── config ├── .gitignore ├── Cargo.lock ├── Cargo.toml ├── README.md └── src │ └── fib │ └── main.rs ├── src ├── main │ └── scala │ │ ├── Consts.scala │ │ ├── Core.scala │ │ ├── Instructions.scala │ │ ├── Main.scala │ │ ├── Memory.scala │ │ └── Top.scala └── test │ └── scala │ ├── CTests.scala │ ├── RiscvTests.scala │ └── RustTests.scala └── verilog └── .gitkeep /.github/workflows/ci.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/.github/workflows/ci.yaml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/.gitmodules -------------------------------------------------------------------------------- /Dockerfile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/Dockerfile -------------------------------------------------------------------------------- /LICENSE.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/LICENSE.txt -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/README.md -------------------------------------------------------------------------------- /c-tests-results/.gitkeep: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /c/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/c/README.md -------------------------------------------------------------------------------- /c/br_hazard.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/c/br_hazard.c -------------------------------------------------------------------------------- /c/crt0.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/c/crt0.s -------------------------------------------------------------------------------- /c/ctest.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/c/ctest.c -------------------------------------------------------------------------------- /c/data_hazard_ex.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/c/data_hazard_ex.c -------------------------------------------------------------------------------- /c/data_hazard_wb.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/c/data_hazard_wb.s -------------------------------------------------------------------------------- /c/fib.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/c/fib.c -------------------------------------------------------------------------------- /c/link.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/c/link.ld -------------------------------------------------------------------------------- /c/vsetvli_e32_m1.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/c/vsetvli_e32_m1.c -------------------------------------------------------------------------------- /c/vsetvli_e32_m2.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/c/vsetvli_e32_m2.c -------------------------------------------------------------------------------- /c/vsetvli_e64_m1.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/c/vsetvli_e64_m1.c -------------------------------------------------------------------------------- /patch/start_addr.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/patch/start_addr.patch -------------------------------------------------------------------------------- /project/build.properties: -------------------------------------------------------------------------------- 1 | sbt.version = 1.4.9 2 | -------------------------------------------------------------------------------- /project/plugins.sbt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/project/plugins.sbt -------------------------------------------------------------------------------- /riscv-tests-results/.gitkeep: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /rust-tests-results/.gitkeep: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /rust/.cargo/config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/rust/.cargo/config -------------------------------------------------------------------------------- /rust/.gitignore: -------------------------------------------------------------------------------- 1 | /target 2 | -------------------------------------------------------------------------------- /rust/Cargo.lock: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/rust/Cargo.lock -------------------------------------------------------------------------------- /rust/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/rust/Cargo.toml -------------------------------------------------------------------------------- /rust/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/rust/README.md -------------------------------------------------------------------------------- /rust/src/fib/main.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/rust/src/fib/main.rs -------------------------------------------------------------------------------- /src/main/scala/Consts.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/src/main/scala/Consts.scala -------------------------------------------------------------------------------- /src/main/scala/Core.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/src/main/scala/Core.scala -------------------------------------------------------------------------------- /src/main/scala/Instructions.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/src/main/scala/Instructions.scala -------------------------------------------------------------------------------- /src/main/scala/Main.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/src/main/scala/Main.scala -------------------------------------------------------------------------------- /src/main/scala/Memory.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/src/main/scala/Memory.scala -------------------------------------------------------------------------------- /src/main/scala/Top.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/src/main/scala/Top.scala -------------------------------------------------------------------------------- /src/test/scala/CTests.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/src/test/scala/CTests.scala -------------------------------------------------------------------------------- /src/test/scala/RiscvTests.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/src/test/scala/RiscvTests.scala -------------------------------------------------------------------------------- /src/test/scala/RustTests.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rhysd/riscv32-cpu-chisel/HEAD/src/test/scala/RustTests.scala -------------------------------------------------------------------------------- /verilog/.gitkeep: -------------------------------------------------------------------------------- 1 | --------------------------------------------------------------------------------