├── LICENSE ├── README.md ├── library ├── 0_8.mem ├── PAM_4.sv ├── ber_top.sv ├── channel_model.sv ├── convolutional_interleaver.sv ├── epf_channel.sv ├── grey_code.v ├── hamming_128_120.v ├── hamming_68_60.sv ├── markov_dfe.sv ├── no_noise.mem ├── noise.sv ├── noise15dB.mem ├── prbs.sv ├── precode.v ├── slicer.sv ├── sova.sv ├── sova_modules.sv ├── sova_top.sv ├── syndrome_lut_128_120.mem ├── syndrome_lut_68_60.mem ├── test_patterns.mem └── top_level │ ├── sys1_top.sv │ ├── sys2_top.sv │ ├── sys3_top.sv │ ├── sys4_top.sv │ ├── sys5_top.sv │ ├── sys6_top.sv │ └── sys7_top.sv └── testbench ├── sys1_tb.sv ├── sys2_tb.sv ├── sys3_tb.sv ├── sys4_tb.sv ├── sys5_tb.sv ├── sys6_tb.sv └── sys7_tb.sv /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/README.md -------------------------------------------------------------------------------- /library/0_8.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/0_8.mem -------------------------------------------------------------------------------- /library/PAM_4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/PAM_4.sv -------------------------------------------------------------------------------- /library/ber_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/ber_top.sv -------------------------------------------------------------------------------- /library/channel_model.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/channel_model.sv -------------------------------------------------------------------------------- /library/convolutional_interleaver.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/convolutional_interleaver.sv -------------------------------------------------------------------------------- /library/epf_channel.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/epf_channel.sv -------------------------------------------------------------------------------- /library/grey_code.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/grey_code.v -------------------------------------------------------------------------------- /library/hamming_128_120.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/hamming_128_120.v -------------------------------------------------------------------------------- /library/hamming_68_60.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/hamming_68_60.sv -------------------------------------------------------------------------------- /library/markov_dfe.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/markov_dfe.sv -------------------------------------------------------------------------------- /library/no_noise.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/no_noise.mem -------------------------------------------------------------------------------- /library/noise.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/noise.sv -------------------------------------------------------------------------------- /library/noise15dB.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/noise15dB.mem -------------------------------------------------------------------------------- /library/prbs.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/prbs.sv -------------------------------------------------------------------------------- /library/precode.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/precode.v -------------------------------------------------------------------------------- /library/slicer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/slicer.sv -------------------------------------------------------------------------------- /library/sova.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/sova.sv -------------------------------------------------------------------------------- /library/sova_modules.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/sova_modules.sv -------------------------------------------------------------------------------- /library/sova_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/sova_top.sv -------------------------------------------------------------------------------- /library/syndrome_lut_128_120.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/syndrome_lut_128_120.mem -------------------------------------------------------------------------------- /library/syndrome_lut_68_60.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/syndrome_lut_68_60.mem -------------------------------------------------------------------------------- /library/test_patterns.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/test_patterns.mem -------------------------------------------------------------------------------- /library/top_level/sys1_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/top_level/sys1_top.sv -------------------------------------------------------------------------------- /library/top_level/sys2_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/top_level/sys2_top.sv -------------------------------------------------------------------------------- /library/top_level/sys3_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/top_level/sys3_top.sv -------------------------------------------------------------------------------- /library/top_level/sys4_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/top_level/sys4_top.sv -------------------------------------------------------------------------------- /library/top_level/sys5_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/top_level/sys5_top.sv -------------------------------------------------------------------------------- /library/top_level/sys6_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/top_level/sys6_top.sv -------------------------------------------------------------------------------- /library/top_level/sys7_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/library/top_level/sys7_top.sv -------------------------------------------------------------------------------- /testbench/sys1_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/testbench/sys1_tb.sv -------------------------------------------------------------------------------- /testbench/sys2_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/testbench/sys2_tb.sv -------------------------------------------------------------------------------- /testbench/sys3_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/testbench/sys3_tb.sv -------------------------------------------------------------------------------- /testbench/sys4_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/testbench/sys4_tb.sv -------------------------------------------------------------------------------- /testbench/sys5_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/testbench/sys5_tb.sv -------------------------------------------------------------------------------- /testbench/sys6_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/testbench/sys6_tb.sv -------------------------------------------------------------------------------- /testbench/sys7_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/richard259/FPGA-FEC/HEAD/testbench/sys7_tb.sv --------------------------------------------------------------------------------