├── .github ├── CODEOWNERS ├── bors.toml └── workflows │ ├── ci.yaml │ └── rustfmt.yaml ├── .gitignore ├── .travis.yml ├── .vscode └── settings.json ├── CHANGELOG.md ├── CODE_OF_CONDUCT.md ├── Cargo.toml ├── README.md └── src ├── clock.rs ├── core ├── clint.rs ├── counters.rs ├── mod.rs └── plic.rs ├── delay.rs ├── device.rs ├── gpio.rs ├── i2c.rs ├── interrupt.rs ├── lib.rs ├── pmu.rs ├── prelude.rs ├── pwm.rs ├── rtc.rs ├── serial.rs ├── spi.rs ├── spi ├── bus.rs ├── config.rs ├── exclusive_device.rs ├── shared_bus.rs ├── shared_device.rs └── traits.rs ├── stdout.rs ├── time.rs └── wdog.rs /.github/CODEOWNERS: -------------------------------------------------------------------------------- 1 | * @rust-embedded/riscv -------------------------------------------------------------------------------- /.github/bors.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/.github/bors.toml -------------------------------------------------------------------------------- /.github/workflows/ci.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/.github/workflows/ci.yaml -------------------------------------------------------------------------------- /.github/workflows/rustfmt.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/.github/workflows/rustfmt.yaml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- 1 | Cargo.lock 2 | target/ 3 | .gdb_history -------------------------------------------------------------------------------- /.travis.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/.travis.yml -------------------------------------------------------------------------------- /.vscode/settings.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/.vscode/settings.json -------------------------------------------------------------------------------- /CHANGELOG.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/CHANGELOG.md -------------------------------------------------------------------------------- /CODE_OF_CONDUCT.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/CODE_OF_CONDUCT.md -------------------------------------------------------------------------------- /Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/Cargo.toml -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/README.md -------------------------------------------------------------------------------- /src/clock.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/clock.rs -------------------------------------------------------------------------------- /src/core/clint.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/core/clint.rs -------------------------------------------------------------------------------- /src/core/counters.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/core/counters.rs -------------------------------------------------------------------------------- /src/core/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/core/mod.rs -------------------------------------------------------------------------------- /src/core/plic.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/core/plic.rs -------------------------------------------------------------------------------- /src/delay.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/delay.rs -------------------------------------------------------------------------------- /src/device.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/device.rs -------------------------------------------------------------------------------- /src/gpio.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/gpio.rs -------------------------------------------------------------------------------- /src/i2c.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/i2c.rs -------------------------------------------------------------------------------- /src/interrupt.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/interrupt.rs -------------------------------------------------------------------------------- /src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/lib.rs -------------------------------------------------------------------------------- /src/pmu.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/pmu.rs -------------------------------------------------------------------------------- /src/prelude.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/prelude.rs -------------------------------------------------------------------------------- /src/pwm.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/pwm.rs -------------------------------------------------------------------------------- /src/rtc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/rtc.rs -------------------------------------------------------------------------------- /src/serial.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/serial.rs -------------------------------------------------------------------------------- /src/spi.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/spi.rs -------------------------------------------------------------------------------- /src/spi/bus.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/spi/bus.rs -------------------------------------------------------------------------------- /src/spi/config.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/spi/config.rs -------------------------------------------------------------------------------- /src/spi/exclusive_device.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/spi/exclusive_device.rs -------------------------------------------------------------------------------- /src/spi/shared_bus.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/spi/shared_bus.rs -------------------------------------------------------------------------------- /src/spi/shared_device.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/spi/shared_device.rs -------------------------------------------------------------------------------- /src/spi/traits.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/spi/traits.rs -------------------------------------------------------------------------------- /src/stdout.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/stdout.rs -------------------------------------------------------------------------------- /src/time.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/time.rs -------------------------------------------------------------------------------- /src/wdog.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-rust/e310x-hal/HEAD/src/wdog.rs --------------------------------------------------------------------------------