├── .github └── workflows │ ├── debug.yml │ └── spike-openocd-tests.yml ├── .gitignore ├── .gitmodules ├── LICENSE ├── Makefile.in ├── README.md ├── benchmarks ├── Makefile ├── common │ ├── crt.S │ ├── syscalls.c │ ├── test.ld │ └── util.h ├── dhrystone │ ├── dhrystone.c │ ├── dhrystone.h │ └── dhrystone_main.c ├── median │ ├── dataset1.h │ ├── median.c │ ├── median.h │ ├── median_gendata.pl │ └── median_main.c ├── memcpy │ ├── dataset1.h │ ├── memcpy_gendata.pl │ └── memcpy_main.c ├── mm │ ├── common.h │ ├── gen.scala │ ├── mm.c │ ├── mm_main.c │ └── rb.h ├── mt-matmul │ ├── dataset.h │ ├── matmul.c │ ├── matmul_gendata.pl │ └── mt-matmul.c ├── mt-memcpy │ ├── dataset1.h │ ├── memcpy_gendata.pl │ └── mt-memcpy.c ├── mt-vvadd │ ├── dataset.h │ ├── mt-vvadd.c │ ├── vvadd.c │ └── vvadd_gendata.pl ├── multiply │ ├── dataset1.h │ ├── multiply.c │ ├── multiply.h │ ├── multiply_gendata.pl │ └── multiply_main.c ├── pmp │ └── pmp.c ├── qsort │ ├── dataset1.h │ ├── qsort_gendata.pl │ └── qsort_main.c ├── readme.txt ├── rsort │ ├── dataset1.h │ └── rsort.c ├── spmv │ ├── dataset1.h │ ├── spmv_gendata.scala │ └── spmv_main.c ├── towers │ └── towers_main.c ├── vec-daxpy │ ├── dataset1.h │ ├── daxpy_gendata.pl │ ├── vec-daxpy.S │ └── vec-daxpy_main.c ├── vec-memcpy │ ├── dataset1.h │ ├── memcpy_gendata.pl │ ├── vec-memcpy.S │ └── vec-memcpy_main.c ├── vec-sgemm │ ├── dataset1.h │ ├── sgemm_gendata.pl │ ├── vec-sgemm.S │ └── vec-sgemm_main.c ├── vec-strcmp │ ├── vec-strcmp.S │ └── vec-strcmp_main.c └── vvadd │ ├── dataset1-large.h │ ├── dataset1.h │ ├── vvadd_gendata.pl │ └── vvadd_main.c ├── configure ├── configure.ac ├── debug ├── Makefile ├── README.md ├── bin │ ├── README.md │ ├── RTOSDemo32.axf │ └── RTOSDemo64.axf ├── excluded.yaml.example ├── gdbserver.py ├── hifive1_excludes.yaml ├── openocd.py ├── programs │ ├── checksum.c │ ├── counting_loop.c │ ├── debug.c │ ├── ebreak.c │ ├── encoding.h │ ├── entry.S │ ├── infinite_loop.S │ ├── init.c │ ├── init.h │ ├── interrupt.c │ ├── mprv.S │ ├── multicore.c │ ├── priv.S │ ├── regs.S │ ├── run_halt_timing.S │ ├── semihosting.c │ ├── semihosting.h │ ├── step.S │ ├── tiny-malloc.c │ ├── translate.c │ ├── trigger.S │ └── vectors.S ├── pylint.rc ├── rbb_daisychain.py ├── requirements.txt ├── targets.py ├── targets │ ├── RISC-V │ │ ├── spike-1.cfg │ │ ├── spike-2-hwthread.cfg │ │ ├── spike-2.cfg │ │ ├── spike-multi.cfg │ │ ├── spike-multi.py │ │ ├── spike32-2-hwthread.py │ │ ├── spike32-2.py │ │ ├── spike32.lds │ │ ├── spike32.py │ │ ├── spike64-2-hwthread.py │ │ ├── spike64-2-rtos.py │ │ ├── spike64-2.py │ │ ├── spike64.lds │ │ └── spike64.py │ └── SiFive │ │ ├── Freedom │ │ ├── E300.py │ │ ├── Freedom.cfg │ │ ├── Freedom.lds │ │ ├── U500.py │ │ └── U500Sim.py │ │ ├── HiFive1-flash.lds │ │ ├── HiFive1-flash.py │ │ ├── HiFive1.cfg │ │ ├── HiFive1.lds │ │ ├── HiFive1.py │ │ ├── HiFiveUnleashed-flash.lds │ │ ├── HiFiveUnleashed-flash.py │ │ ├── HiFiveUnleashed.cfg │ │ ├── HiFiveUnleashed.lds │ │ ├── HiFiveUnleashed.py │ │ └── HiFiveUnleashed_setup.bin └── testlib.py ├── isa ├── .gitignore ├── Makefile ├── hypervisor │ ├── 2-stage_translation.S │ └── Makefrag ├── macros │ └── scalar │ │ └── test_macros.h ├── rv32mi │ ├── Makefrag │ ├── breakpoint.S │ ├── csr.S │ ├── illegal.S │ ├── instret_overflow.S │ ├── lh-misaligned.S │ ├── lw-misaligned.S │ ├── ma_addr.S │ ├── ma_fetch.S │ ├── mcsr.S │ ├── pmpaddr.S │ ├── sbreak.S │ ├── scall.S │ ├── sh-misaligned.S │ ├── shamt.S │ ├── sw-misaligned.S │ └── zicntr.S ├── rv32si │ ├── Makefrag │ ├── csr.S │ ├── dirty.S │ ├── ma_fetch.S │ ├── sbreak.S │ ├── scall.S │ └── wfi.S ├── rv32ua │ ├── Makefrag │ ├── amoadd_w.S │ ├── amoand_w.S │ ├── amomax_w.S │ ├── amomaxu_w.S │ ├── amomin_w.S │ ├── amominu_w.S │ ├── amoor_w.S │ ├── amoswap_w.S │ ├── amoxor_w.S │ └── lrsc.S ├── rv32uc │ ├── Makefrag │ └── rvc.S ├── rv32ud │ ├── Makefrag │ ├── fadd.S │ ├── fclass.S │ ├── fcmp.S │ ├── fcvt.S │ ├── fcvt_w.S │ ├── fdiv.S │ ├── fmadd.S │ ├── fmin.S │ ├── ldst.S │ ├── move.S │ └── recoding.S ├── rv32uf │ ├── Makefrag │ ├── fadd.S │ ├── fclass.S │ ├── fcmp.S │ ├── fcvt.S │ ├── fcvt_w.S │ ├── fdiv.S │ ├── fmadd.S │ ├── fmin.S │ ├── ldst.S │ ├── move.S │ └── recoding.S ├── rv32ui │ ├── Makefrag │ ├── add.S │ ├── addi.S │ ├── and.S │ ├── andi.S │ ├── auipc.S │ ├── beq.S │ ├── bge.S │ ├── bgeu.S │ ├── blt.S │ ├── bltu.S │ ├── bne.S │ ├── fence_i.S │ ├── jal.S │ ├── jalr.S │ ├── lb.S │ ├── lbu.S │ ├── ld_st.S │ ├── lh.S │ ├── lhu.S │ ├── lui.S │ ├── lw.S │ ├── ma_data.S │ ├── or.S │ ├── ori.S │ ├── sb.S │ ├── sh.S │ ├── simple.S │ ├── sll.S │ ├── slli.S │ ├── slt.S │ ├── slti.S │ ├── sltiu.S │ ├── sltu.S │ ├── sra.S │ ├── srai.S │ ├── srl.S │ ├── srli.S │ ├── st_ld.S │ ├── sub.S │ ├── sw.S │ ├── xor.S │ └── xori.S ├── rv32um │ ├── Makefrag │ ├── div.S │ ├── divu.S │ ├── mul.S │ ├── mulh.S │ ├── mulhsu.S │ ├── mulhu.S │ ├── rem.S │ └── remu.S ├── rv32uzba │ ├── Makefrag │ ├── sh1add.S │ ├── sh2add.S │ └── sh3add.S ├── rv32uzbb │ ├── Makefrag │ ├── andn.S │ ├── clz.S │ ├── cpop.S │ ├── ctz.S │ ├── max.S │ ├── maxu.S │ ├── min.S │ ├── minu.S │ ├── orc_b.S │ ├── orn.S │ ├── rev8.S │ ├── rol.S │ ├── ror.S │ ├── rori.S │ ├── sext_b.S │ ├── sext_h.S │ ├── xnor.S │ └── zext_h.S ├── rv32uzbc │ ├── Makefrag │ ├── clmul.S │ ├── clmulh.S │ └── clmulr.S ├── rv32uzbs │ ├── Makefrag │ ├── bclr.S │ ├── bclri.S │ ├── bext.S │ ├── bexti.S │ ├── binv.S │ ├── binvi.S │ ├── bset.S │ └── bseti.S ├── rv32uzfh │ ├── Makefrag │ ├── fadd.S │ ├── fclass.S │ ├── fcmp.S │ ├── fcvt.S │ ├── fcvt_w.S │ ├── fdiv.S │ ├── fmadd.S │ ├── fmin.S │ ├── ldst.S │ ├── move.S │ └── recoding.S ├── rv64mi │ ├── Makefrag │ ├── breakpoint.S │ ├── csr.S │ ├── illegal.S │ ├── instret_overflow.S │ ├── ld-misaligned.S │ ├── lh-misaligned.S │ ├── lw-misaligned.S │ ├── ma_addr.S │ ├── ma_fetch.S │ ├── mcsr.S │ ├── pmpaddr.S │ ├── sbreak.S │ ├── scall.S │ ├── sd-misaligned.S │ ├── sh-misaligned.S │ ├── sw-misaligned.S │ └── zicntr.S ├── rv64mzicbo │ ├── Makefrag │ └── zero.S ├── rv64si │ ├── Makefrag │ ├── csr.S │ ├── dirty.S │ ├── icache-alias.S │ ├── ma_fetch.S │ ├── sbreak.S │ ├── scall.S │ └── wfi.S ├── rv64ssvnapot │ ├── Makefrag │ └── napot.S ├── rv64ua │ ├── Makefrag │ ├── amoadd_d.S │ ├── amoadd_w.S │ ├── amoand_d.S │ ├── amoand_w.S │ ├── amomax_d.S │ ├── amomax_w.S │ ├── amomaxu_d.S │ ├── amomaxu_w.S │ ├── amomin_d.S │ ├── amomin_w.S │ ├── amominu_d.S │ ├── amominu_w.S │ ├── amoor_d.S │ ├── amoor_w.S │ ├── amoswap_d.S │ ├── amoswap_w.S │ ├── amoxor_d.S │ ├── amoxor_w.S │ └── lrsc.S ├── rv64uc │ ├── Makefrag │ └── rvc.S ├── rv64ud │ ├── Makefrag │ ├── fadd.S │ ├── fclass.S │ ├── fcmp.S │ ├── fcvt.S │ ├── fcvt_w.S │ ├── fdiv.S │ ├── fmadd.S │ ├── fmin.S │ ├── ldst.S │ ├── move.S │ ├── recoding.S │ └── structural.S ├── rv64uf │ ├── Makefrag │ ├── fadd.S │ ├── fclass.S │ ├── fcmp.S │ ├── fcvt.S │ ├── fcvt_w.S │ ├── fdiv.S │ ├── fmadd.S │ ├── fmin.S │ ├── ldst.S │ ├── move.S │ └── recoding.S ├── rv64ui │ ├── Makefrag │ ├── add.S │ ├── addi.S │ ├── addiw.S │ ├── addw.S │ ├── and.S │ ├── andi.S │ ├── auipc.S │ ├── beq.S │ ├── bge.S │ ├── bgeu.S │ ├── blt.S │ ├── bltu.S │ ├── bne.S │ ├── fence_i.S │ ├── jal.S │ ├── jalr.S │ ├── lb.S │ ├── lbu.S │ ├── ld.S │ ├── ld_st.S │ ├── lh.S │ ├── lhu.S │ ├── lui.S │ ├── lw.S │ ├── lwu.S │ ├── ma_data.S │ ├── or.S │ ├── ori.S │ ├── sb.S │ ├── sd.S │ ├── sh.S │ ├── simple.S │ ├── sll.S │ ├── slli.S │ ├── slliw.S │ ├── sllw.S │ ├── slt.S │ ├── slti.S │ ├── sltiu.S │ ├── sltu.S │ ├── sra.S │ ├── srai.S │ ├── sraiw.S │ ├── sraw.S │ ├── srl.S │ ├── srli.S │ ├── srliw.S │ ├── srlw.S │ ├── st_ld.S │ ├── sub.S │ ├── subw.S │ ├── sw.S │ ├── xor.S │ └── xori.S ├── rv64um │ ├── Makefrag │ ├── div.S │ ├── divu.S │ ├── divuw.S │ ├── divw.S │ ├── mul.S │ ├── mulh.S │ ├── mulhsu.S │ ├── mulhu.S │ ├── mulw.S │ ├── rem.S │ ├── remu.S │ ├── remuw.S │ └── remw.S ├── rv64uzba │ ├── Makefrag │ ├── add_uw.S │ ├── sh1add.S │ ├── sh1add_uw.S │ ├── sh2add.S │ ├── sh2add_uw.S │ ├── sh3add.S │ ├── sh3add_uw.S │ └── slli_uw.S ├── rv64uzbb │ ├── Makefrag │ ├── andn.S │ ├── clz.S │ ├── clzw.S │ ├── cpop.S │ ├── cpopw.S │ ├── ctz.S │ ├── ctzw.S │ ├── max.S │ ├── maxu.S │ ├── min.S │ ├── minu.S │ ├── orc_b.S │ ├── orn.S │ ├── rev8.S │ ├── rol.S │ ├── rolw.S │ ├── ror.S │ ├── rori.S │ ├── roriw.S │ ├── rorw.S │ ├── sext_b.S │ ├── sext_h.S │ ├── xnor.S │ └── zext_h.S ├── rv64uzbc │ ├── Makefrag │ ├── clmul.S │ ├── clmulh.S │ └── clmulr.S ├── rv64uzbs │ ├── Makefrag │ ├── bclr.S │ ├── bclri.S │ ├── bext.S │ ├── bexti.S │ ├── binv.S │ ├── binvi.S │ ├── bset.S │ └── bseti.S ├── rv64uzfh │ ├── Makefrag │ ├── fadd.S │ ├── fclass.S │ ├── fcmp.S │ ├── fcvt.S │ ├── fcvt_w.S │ ├── fdiv.S │ ├── fmadd.S │ ├── fmin.S │ ├── ldst.S │ ├── move.S │ └── recoding.S └── rv64uziccid │ ├── Makefrag │ └── ziccid.S └── mt ├── .gitignore ├── Makefile ├── ad_matmul.c ├── ae_matmul.c ├── af_matmul.c ├── ag_matmul.c ├── ai_matmul.c ├── ak_matmul.c ├── al_matmul.c ├── am_matmul.c ├── an_matmul.c ├── ap_matmul.c ├── aq_matmul.c ├── ar_matmul.c ├── at_matmul.c ├── av_matmul.c ├── ay_matmul.c ├── az_matmul.c ├── bb_matmul.c ├── bc_matmul.c ├── bf_matmul.c ├── bh_matmul.c ├── bj_matmul.c ├── bk_matmul.c ├── bm_matmul.c ├── bo_matmul.c ├── br_matmul.c ├── bs_matmul.c ├── ce_matmul.c ├── cf_matmul.c ├── cg_matmul.c ├── ci_matmul.c ├── ck_matmul.c ├── cl_matmul.c ├── cm_matmul.c ├── cs_matmul.c ├── cv_matmul.c ├── cy_matmul.c ├── dc_matmul.c ├── df_matmul.c ├── dm_matmul.c ├── do_matmul.c ├── dr_matmul.c ├── ds_matmul.c ├── du_matmul.c ├── dv_matmul.c ├── vvadd0.c ├── vvadd1.c ├── vvadd2.c ├── vvadd3.c └── vvadd4.c /.github/workflows/debug.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/.github/workflows/debug.yml -------------------------------------------------------------------------------- /.github/workflows/spike-openocd-tests.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/.github/workflows/spike-openocd-tests.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/.gitmodules -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile.in: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/Makefile.in -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/README.md -------------------------------------------------------------------------------- /benchmarks/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/Makefile -------------------------------------------------------------------------------- /benchmarks/common/crt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/common/crt.S -------------------------------------------------------------------------------- /benchmarks/common/syscalls.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/common/syscalls.c -------------------------------------------------------------------------------- /benchmarks/common/test.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/common/test.ld -------------------------------------------------------------------------------- /benchmarks/common/util.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/common/util.h -------------------------------------------------------------------------------- /benchmarks/dhrystone/dhrystone.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/dhrystone/dhrystone.c -------------------------------------------------------------------------------- /benchmarks/dhrystone/dhrystone.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/dhrystone/dhrystone.h -------------------------------------------------------------------------------- /benchmarks/dhrystone/dhrystone_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/dhrystone/dhrystone_main.c -------------------------------------------------------------------------------- /benchmarks/median/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/median/dataset1.h -------------------------------------------------------------------------------- /benchmarks/median/median.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/median/median.c -------------------------------------------------------------------------------- /benchmarks/median/median.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/median/median.h -------------------------------------------------------------------------------- /benchmarks/median/median_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/median/median_gendata.pl -------------------------------------------------------------------------------- /benchmarks/median/median_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/median/median_main.c -------------------------------------------------------------------------------- /benchmarks/memcpy/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/memcpy/dataset1.h -------------------------------------------------------------------------------- /benchmarks/memcpy/memcpy_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/memcpy/memcpy_gendata.pl -------------------------------------------------------------------------------- /benchmarks/memcpy/memcpy_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/memcpy/memcpy_main.c -------------------------------------------------------------------------------- /benchmarks/mm/common.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mm/common.h -------------------------------------------------------------------------------- /benchmarks/mm/gen.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mm/gen.scala -------------------------------------------------------------------------------- /benchmarks/mm/mm.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mm/mm.c -------------------------------------------------------------------------------- /benchmarks/mm/mm_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mm/mm_main.c -------------------------------------------------------------------------------- /benchmarks/mm/rb.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mm/rb.h -------------------------------------------------------------------------------- /benchmarks/mt-matmul/dataset.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mt-matmul/dataset.h -------------------------------------------------------------------------------- /benchmarks/mt-matmul/matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mt-matmul/matmul.c -------------------------------------------------------------------------------- /benchmarks/mt-matmul/matmul_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mt-matmul/matmul_gendata.pl -------------------------------------------------------------------------------- /benchmarks/mt-matmul/mt-matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mt-matmul/mt-matmul.c -------------------------------------------------------------------------------- /benchmarks/mt-memcpy/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mt-memcpy/dataset1.h -------------------------------------------------------------------------------- /benchmarks/mt-memcpy/memcpy_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mt-memcpy/memcpy_gendata.pl -------------------------------------------------------------------------------- /benchmarks/mt-memcpy/mt-memcpy.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mt-memcpy/mt-memcpy.c -------------------------------------------------------------------------------- /benchmarks/mt-vvadd/dataset.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mt-vvadd/dataset.h -------------------------------------------------------------------------------- /benchmarks/mt-vvadd/mt-vvadd.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mt-vvadd/mt-vvadd.c -------------------------------------------------------------------------------- /benchmarks/mt-vvadd/vvadd.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mt-vvadd/vvadd.c -------------------------------------------------------------------------------- /benchmarks/mt-vvadd/vvadd_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/mt-vvadd/vvadd_gendata.pl -------------------------------------------------------------------------------- /benchmarks/multiply/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/multiply/dataset1.h -------------------------------------------------------------------------------- /benchmarks/multiply/multiply.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/multiply/multiply.c -------------------------------------------------------------------------------- /benchmarks/multiply/multiply.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/multiply/multiply.h -------------------------------------------------------------------------------- /benchmarks/multiply/multiply_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/multiply/multiply_gendata.pl -------------------------------------------------------------------------------- /benchmarks/multiply/multiply_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/multiply/multiply_main.c -------------------------------------------------------------------------------- /benchmarks/pmp/pmp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/pmp/pmp.c -------------------------------------------------------------------------------- /benchmarks/qsort/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/qsort/dataset1.h -------------------------------------------------------------------------------- /benchmarks/qsort/qsort_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/qsort/qsort_gendata.pl -------------------------------------------------------------------------------- /benchmarks/qsort/qsort_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/qsort/qsort_main.c -------------------------------------------------------------------------------- /benchmarks/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/readme.txt -------------------------------------------------------------------------------- /benchmarks/rsort/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/rsort/dataset1.h -------------------------------------------------------------------------------- /benchmarks/rsort/rsort.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/rsort/rsort.c -------------------------------------------------------------------------------- /benchmarks/spmv/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/spmv/dataset1.h -------------------------------------------------------------------------------- /benchmarks/spmv/spmv_gendata.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/spmv/spmv_gendata.scala -------------------------------------------------------------------------------- /benchmarks/spmv/spmv_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/spmv/spmv_main.c -------------------------------------------------------------------------------- /benchmarks/towers/towers_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/towers/towers_main.c -------------------------------------------------------------------------------- /benchmarks/vec-daxpy/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-daxpy/dataset1.h -------------------------------------------------------------------------------- /benchmarks/vec-daxpy/daxpy_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-daxpy/daxpy_gendata.pl -------------------------------------------------------------------------------- /benchmarks/vec-daxpy/vec-daxpy.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-daxpy/vec-daxpy.S -------------------------------------------------------------------------------- /benchmarks/vec-daxpy/vec-daxpy_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-daxpy/vec-daxpy_main.c -------------------------------------------------------------------------------- /benchmarks/vec-memcpy/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-memcpy/dataset1.h -------------------------------------------------------------------------------- /benchmarks/vec-memcpy/memcpy_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-memcpy/memcpy_gendata.pl -------------------------------------------------------------------------------- /benchmarks/vec-memcpy/vec-memcpy.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-memcpy/vec-memcpy.S -------------------------------------------------------------------------------- /benchmarks/vec-memcpy/vec-memcpy_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-memcpy/vec-memcpy_main.c -------------------------------------------------------------------------------- /benchmarks/vec-sgemm/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-sgemm/dataset1.h -------------------------------------------------------------------------------- /benchmarks/vec-sgemm/sgemm_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-sgemm/sgemm_gendata.pl -------------------------------------------------------------------------------- /benchmarks/vec-sgemm/vec-sgemm.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-sgemm/vec-sgemm.S -------------------------------------------------------------------------------- /benchmarks/vec-sgemm/vec-sgemm_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-sgemm/vec-sgemm_main.c -------------------------------------------------------------------------------- /benchmarks/vec-strcmp/vec-strcmp.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-strcmp/vec-strcmp.S -------------------------------------------------------------------------------- /benchmarks/vec-strcmp/vec-strcmp_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vec-strcmp/vec-strcmp_main.c -------------------------------------------------------------------------------- /benchmarks/vvadd/dataset1-large.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vvadd/dataset1-large.h -------------------------------------------------------------------------------- /benchmarks/vvadd/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vvadd/dataset1.h -------------------------------------------------------------------------------- /benchmarks/vvadd/vvadd_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vvadd/vvadd_gendata.pl -------------------------------------------------------------------------------- /benchmarks/vvadd/vvadd_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/benchmarks/vvadd/vvadd_main.c -------------------------------------------------------------------------------- /configure: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/configure -------------------------------------------------------------------------------- /configure.ac: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/configure.ac -------------------------------------------------------------------------------- /debug/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/Makefile -------------------------------------------------------------------------------- /debug/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/README.md -------------------------------------------------------------------------------- /debug/bin/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/bin/README.md -------------------------------------------------------------------------------- /debug/bin/RTOSDemo32.axf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/bin/RTOSDemo32.axf -------------------------------------------------------------------------------- /debug/bin/RTOSDemo64.axf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/bin/RTOSDemo64.axf -------------------------------------------------------------------------------- /debug/excluded.yaml.example: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/excluded.yaml.example -------------------------------------------------------------------------------- /debug/gdbserver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/gdbserver.py -------------------------------------------------------------------------------- /debug/hifive1_excludes.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/hifive1_excludes.yaml -------------------------------------------------------------------------------- /debug/openocd.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/openocd.py -------------------------------------------------------------------------------- /debug/programs/checksum.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/checksum.c -------------------------------------------------------------------------------- /debug/programs/counting_loop.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/counting_loop.c -------------------------------------------------------------------------------- /debug/programs/debug.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/debug.c -------------------------------------------------------------------------------- /debug/programs/ebreak.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/ebreak.c -------------------------------------------------------------------------------- /debug/programs/encoding.h: -------------------------------------------------------------------------------- 1 | ../../env/encoding.h -------------------------------------------------------------------------------- /debug/programs/entry.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/entry.S -------------------------------------------------------------------------------- /debug/programs/infinite_loop.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/infinite_loop.S -------------------------------------------------------------------------------- /debug/programs/init.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/init.c -------------------------------------------------------------------------------- /debug/programs/init.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/init.h -------------------------------------------------------------------------------- /debug/programs/interrupt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/interrupt.c -------------------------------------------------------------------------------- /debug/programs/mprv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/mprv.S -------------------------------------------------------------------------------- /debug/programs/multicore.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/multicore.c -------------------------------------------------------------------------------- /debug/programs/priv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/priv.S -------------------------------------------------------------------------------- /debug/programs/regs.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/regs.S -------------------------------------------------------------------------------- /debug/programs/run_halt_timing.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/run_halt_timing.S -------------------------------------------------------------------------------- /debug/programs/semihosting.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/semihosting.c -------------------------------------------------------------------------------- /debug/programs/semihosting.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/semihosting.h -------------------------------------------------------------------------------- /debug/programs/step.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/step.S -------------------------------------------------------------------------------- /debug/programs/tiny-malloc.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/tiny-malloc.c -------------------------------------------------------------------------------- /debug/programs/translate.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/translate.c -------------------------------------------------------------------------------- /debug/programs/trigger.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/trigger.S -------------------------------------------------------------------------------- /debug/programs/vectors.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/programs/vectors.S -------------------------------------------------------------------------------- /debug/pylint.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/pylint.rc -------------------------------------------------------------------------------- /debug/rbb_daisychain.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/rbb_daisychain.py -------------------------------------------------------------------------------- /debug/requirements.txt: -------------------------------------------------------------------------------- 1 | pexpect>=4.0.0 2 | pyyaml>=3.12 3 | -------------------------------------------------------------------------------- /debug/targets.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets.py -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike-1.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike-1.cfg -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike-2-hwthread.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike-2-hwthread.cfg -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike-2.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike-2.cfg -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike-multi.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike-multi.cfg -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike-multi.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike-multi.py -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike32-2-hwthread.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike32-2-hwthread.py -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike32-2.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike32-2.py -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike32.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike32.lds -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike32.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike32.py -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike64-2-hwthread.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike64-2-hwthread.py -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike64-2-rtos.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike64-2-rtos.py -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike64-2.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike64-2.py -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike64.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike64.lds -------------------------------------------------------------------------------- /debug/targets/RISC-V/spike64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/RISC-V/spike64.py -------------------------------------------------------------------------------- /debug/targets/SiFive/Freedom/E300.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/Freedom/E300.py -------------------------------------------------------------------------------- /debug/targets/SiFive/Freedom/Freedom.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/Freedom/Freedom.cfg -------------------------------------------------------------------------------- /debug/targets/SiFive/Freedom/Freedom.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/Freedom/Freedom.lds -------------------------------------------------------------------------------- /debug/targets/SiFive/Freedom/U500.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/Freedom/U500.py -------------------------------------------------------------------------------- /debug/targets/SiFive/Freedom/U500Sim.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/Freedom/U500Sim.py -------------------------------------------------------------------------------- /debug/targets/SiFive/HiFive1-flash.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/HiFive1-flash.lds -------------------------------------------------------------------------------- /debug/targets/SiFive/HiFive1-flash.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/HiFive1-flash.py -------------------------------------------------------------------------------- /debug/targets/SiFive/HiFive1.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/HiFive1.cfg -------------------------------------------------------------------------------- /debug/targets/SiFive/HiFive1.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/HiFive1.lds -------------------------------------------------------------------------------- /debug/targets/SiFive/HiFive1.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/HiFive1.py -------------------------------------------------------------------------------- /debug/targets/SiFive/HiFiveUnleashed-flash.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/HiFiveUnleashed-flash.lds -------------------------------------------------------------------------------- /debug/targets/SiFive/HiFiveUnleashed-flash.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/HiFiveUnleashed-flash.py -------------------------------------------------------------------------------- /debug/targets/SiFive/HiFiveUnleashed.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/HiFiveUnleashed.cfg -------------------------------------------------------------------------------- /debug/targets/SiFive/HiFiveUnleashed.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/HiFiveUnleashed.lds -------------------------------------------------------------------------------- /debug/targets/SiFive/HiFiveUnleashed.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/HiFiveUnleashed.py -------------------------------------------------------------------------------- /debug/targets/SiFive/HiFiveUnleashed_setup.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/targets/SiFive/HiFiveUnleashed_setup.bin -------------------------------------------------------------------------------- /debug/testlib.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/debug/testlib.py -------------------------------------------------------------------------------- /isa/.gitignore: -------------------------------------------------------------------------------- 1 | rv*-* 2 | -------------------------------------------------------------------------------- /isa/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/Makefile -------------------------------------------------------------------------------- /isa/hypervisor/2-stage_translation.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/hypervisor/2-stage_translation.S -------------------------------------------------------------------------------- /isa/hypervisor/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/hypervisor/Makefrag -------------------------------------------------------------------------------- /isa/macros/scalar/test_macros.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/macros/scalar/test_macros.h -------------------------------------------------------------------------------- /isa/rv32mi/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/Makefrag -------------------------------------------------------------------------------- /isa/rv32mi/breakpoint.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/breakpoint.S -------------------------------------------------------------------------------- /isa/rv32mi/csr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/csr.S -------------------------------------------------------------------------------- /isa/rv32mi/illegal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/illegal.S -------------------------------------------------------------------------------- /isa/rv32mi/instret_overflow.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/instret_overflow.S -------------------------------------------------------------------------------- /isa/rv32mi/lh-misaligned.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/lh-misaligned.S -------------------------------------------------------------------------------- /isa/rv32mi/lw-misaligned.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/lw-misaligned.S -------------------------------------------------------------------------------- /isa/rv32mi/ma_addr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/ma_addr.S -------------------------------------------------------------------------------- /isa/rv32mi/ma_fetch.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/ma_fetch.S -------------------------------------------------------------------------------- /isa/rv32mi/mcsr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/mcsr.S -------------------------------------------------------------------------------- /isa/rv32mi/pmpaddr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/pmpaddr.S -------------------------------------------------------------------------------- /isa/rv32mi/sbreak.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/sbreak.S -------------------------------------------------------------------------------- /isa/rv32mi/scall.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/scall.S -------------------------------------------------------------------------------- /isa/rv32mi/sh-misaligned.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/sh-misaligned.S -------------------------------------------------------------------------------- /isa/rv32mi/shamt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/shamt.S -------------------------------------------------------------------------------- /isa/rv32mi/sw-misaligned.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/sw-misaligned.S -------------------------------------------------------------------------------- /isa/rv32mi/zicntr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32mi/zicntr.S -------------------------------------------------------------------------------- /isa/rv32si/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32si/Makefrag -------------------------------------------------------------------------------- /isa/rv32si/csr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32si/csr.S -------------------------------------------------------------------------------- /isa/rv32si/dirty.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32si/dirty.S -------------------------------------------------------------------------------- /isa/rv32si/ma_fetch.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32si/ma_fetch.S -------------------------------------------------------------------------------- /isa/rv32si/sbreak.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32si/sbreak.S -------------------------------------------------------------------------------- /isa/rv32si/scall.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32si/scall.S -------------------------------------------------------------------------------- /isa/rv32si/wfi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32si/wfi.S -------------------------------------------------------------------------------- /isa/rv32ua/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ua/Makefrag -------------------------------------------------------------------------------- /isa/rv32ua/amoadd_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ua/amoadd_w.S -------------------------------------------------------------------------------- /isa/rv32ua/amoand_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ua/amoand_w.S -------------------------------------------------------------------------------- /isa/rv32ua/amomax_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ua/amomax_w.S -------------------------------------------------------------------------------- /isa/rv32ua/amomaxu_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ua/amomaxu_w.S -------------------------------------------------------------------------------- /isa/rv32ua/amomin_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ua/amomin_w.S -------------------------------------------------------------------------------- /isa/rv32ua/amominu_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ua/amominu_w.S -------------------------------------------------------------------------------- /isa/rv32ua/amoor_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ua/amoor_w.S -------------------------------------------------------------------------------- /isa/rv32ua/amoswap_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ua/amoswap_w.S -------------------------------------------------------------------------------- /isa/rv32ua/amoxor_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ua/amoxor_w.S -------------------------------------------------------------------------------- /isa/rv32ua/lrsc.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ua/lrsc.S -------------------------------------------------------------------------------- /isa/rv32uc/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uc/Makefrag -------------------------------------------------------------------------------- /isa/rv32uc/rvc.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uc/rvc.S -------------------------------------------------------------------------------- /isa/rv32ud/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/Makefrag -------------------------------------------------------------------------------- /isa/rv32ud/fadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/fadd.S -------------------------------------------------------------------------------- /isa/rv32ud/fclass.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/fclass.S -------------------------------------------------------------------------------- /isa/rv32ud/fcmp.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/fcmp.S -------------------------------------------------------------------------------- /isa/rv32ud/fcvt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/fcvt.S -------------------------------------------------------------------------------- /isa/rv32ud/fcvt_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/fcvt_w.S -------------------------------------------------------------------------------- /isa/rv32ud/fdiv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/fdiv.S -------------------------------------------------------------------------------- /isa/rv32ud/fmadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/fmadd.S -------------------------------------------------------------------------------- /isa/rv32ud/fmin.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/fmin.S -------------------------------------------------------------------------------- /isa/rv32ud/ldst.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/ldst.S -------------------------------------------------------------------------------- /isa/rv32ud/move.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/move.S -------------------------------------------------------------------------------- /isa/rv32ud/recoding.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ud/recoding.S -------------------------------------------------------------------------------- /isa/rv32uf/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/Makefrag -------------------------------------------------------------------------------- /isa/rv32uf/fadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/fadd.S -------------------------------------------------------------------------------- /isa/rv32uf/fclass.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/fclass.S -------------------------------------------------------------------------------- /isa/rv32uf/fcmp.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/fcmp.S -------------------------------------------------------------------------------- /isa/rv32uf/fcvt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/fcvt.S -------------------------------------------------------------------------------- /isa/rv32uf/fcvt_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/fcvt_w.S -------------------------------------------------------------------------------- /isa/rv32uf/fdiv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/fdiv.S -------------------------------------------------------------------------------- /isa/rv32uf/fmadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/fmadd.S -------------------------------------------------------------------------------- /isa/rv32uf/fmin.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/fmin.S -------------------------------------------------------------------------------- /isa/rv32uf/ldst.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/ldst.S -------------------------------------------------------------------------------- /isa/rv32uf/move.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/move.S -------------------------------------------------------------------------------- /isa/rv32uf/recoding.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uf/recoding.S -------------------------------------------------------------------------------- /isa/rv32ui/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/Makefrag -------------------------------------------------------------------------------- /isa/rv32ui/add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/add.S -------------------------------------------------------------------------------- /isa/rv32ui/addi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/addi.S -------------------------------------------------------------------------------- /isa/rv32ui/and.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/and.S -------------------------------------------------------------------------------- /isa/rv32ui/andi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/andi.S -------------------------------------------------------------------------------- /isa/rv32ui/auipc.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/auipc.S -------------------------------------------------------------------------------- /isa/rv32ui/beq.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/beq.S -------------------------------------------------------------------------------- /isa/rv32ui/bge.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/bge.S -------------------------------------------------------------------------------- /isa/rv32ui/bgeu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/bgeu.S -------------------------------------------------------------------------------- /isa/rv32ui/blt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/blt.S -------------------------------------------------------------------------------- /isa/rv32ui/bltu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/bltu.S -------------------------------------------------------------------------------- /isa/rv32ui/bne.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/bne.S -------------------------------------------------------------------------------- /isa/rv32ui/fence_i.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/fence_i.S -------------------------------------------------------------------------------- /isa/rv32ui/jal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/jal.S -------------------------------------------------------------------------------- /isa/rv32ui/jalr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/jalr.S -------------------------------------------------------------------------------- /isa/rv32ui/lb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/lb.S -------------------------------------------------------------------------------- /isa/rv32ui/lbu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/lbu.S -------------------------------------------------------------------------------- /isa/rv32ui/ld_st.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/ld_st.S -------------------------------------------------------------------------------- /isa/rv32ui/lh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/lh.S -------------------------------------------------------------------------------- /isa/rv32ui/lhu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/lhu.S -------------------------------------------------------------------------------- /isa/rv32ui/lui.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/lui.S -------------------------------------------------------------------------------- /isa/rv32ui/lw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/lw.S -------------------------------------------------------------------------------- /isa/rv32ui/ma_data.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/ma_data.S -------------------------------------------------------------------------------- /isa/rv32ui/or.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/or.S -------------------------------------------------------------------------------- /isa/rv32ui/ori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/ori.S -------------------------------------------------------------------------------- /isa/rv32ui/sb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/sb.S -------------------------------------------------------------------------------- /isa/rv32ui/sh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/sh.S -------------------------------------------------------------------------------- /isa/rv32ui/simple.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/simple.S -------------------------------------------------------------------------------- /isa/rv32ui/sll.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/sll.S -------------------------------------------------------------------------------- /isa/rv32ui/slli.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/slli.S -------------------------------------------------------------------------------- /isa/rv32ui/slt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/slt.S -------------------------------------------------------------------------------- /isa/rv32ui/slti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/slti.S -------------------------------------------------------------------------------- /isa/rv32ui/sltiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/sltiu.S -------------------------------------------------------------------------------- /isa/rv32ui/sltu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/sltu.S -------------------------------------------------------------------------------- /isa/rv32ui/sra.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/sra.S -------------------------------------------------------------------------------- /isa/rv32ui/srai.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/srai.S -------------------------------------------------------------------------------- /isa/rv32ui/srl.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/srl.S -------------------------------------------------------------------------------- /isa/rv32ui/srli.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/srli.S -------------------------------------------------------------------------------- /isa/rv32ui/st_ld.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/st_ld.S -------------------------------------------------------------------------------- /isa/rv32ui/sub.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/sub.S -------------------------------------------------------------------------------- /isa/rv32ui/sw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/sw.S -------------------------------------------------------------------------------- /isa/rv32ui/xor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/xor.S -------------------------------------------------------------------------------- /isa/rv32ui/xori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32ui/xori.S -------------------------------------------------------------------------------- /isa/rv32um/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32um/Makefrag -------------------------------------------------------------------------------- /isa/rv32um/div.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32um/div.S -------------------------------------------------------------------------------- /isa/rv32um/divu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32um/divu.S -------------------------------------------------------------------------------- /isa/rv32um/mul.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32um/mul.S -------------------------------------------------------------------------------- /isa/rv32um/mulh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32um/mulh.S -------------------------------------------------------------------------------- /isa/rv32um/mulhsu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32um/mulhsu.S -------------------------------------------------------------------------------- /isa/rv32um/mulhu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32um/mulhu.S -------------------------------------------------------------------------------- /isa/rv32um/rem.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32um/rem.S -------------------------------------------------------------------------------- /isa/rv32um/remu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32um/remu.S -------------------------------------------------------------------------------- /isa/rv32uzba/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzba/Makefrag -------------------------------------------------------------------------------- /isa/rv32uzba/sh1add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzba/sh1add.S -------------------------------------------------------------------------------- /isa/rv32uzba/sh2add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzba/sh2add.S -------------------------------------------------------------------------------- /isa/rv32uzba/sh3add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzba/sh3add.S -------------------------------------------------------------------------------- /isa/rv32uzbb/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/Makefrag -------------------------------------------------------------------------------- /isa/rv32uzbb/andn.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/andn.S -------------------------------------------------------------------------------- /isa/rv32uzbb/clz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/clz.S -------------------------------------------------------------------------------- /isa/rv32uzbb/cpop.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/cpop.S -------------------------------------------------------------------------------- /isa/rv32uzbb/ctz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/ctz.S -------------------------------------------------------------------------------- /isa/rv32uzbb/max.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/max.S -------------------------------------------------------------------------------- /isa/rv32uzbb/maxu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/maxu.S -------------------------------------------------------------------------------- /isa/rv32uzbb/min.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/min.S -------------------------------------------------------------------------------- /isa/rv32uzbb/minu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/minu.S -------------------------------------------------------------------------------- /isa/rv32uzbb/orc_b.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/orc_b.S -------------------------------------------------------------------------------- /isa/rv32uzbb/orn.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/orn.S -------------------------------------------------------------------------------- /isa/rv32uzbb/rev8.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/rev8.S -------------------------------------------------------------------------------- /isa/rv32uzbb/rol.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/rol.S -------------------------------------------------------------------------------- /isa/rv32uzbb/ror.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/ror.S -------------------------------------------------------------------------------- /isa/rv32uzbb/rori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/rori.S -------------------------------------------------------------------------------- /isa/rv32uzbb/sext_b.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/sext_b.S -------------------------------------------------------------------------------- /isa/rv32uzbb/sext_h.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/sext_h.S -------------------------------------------------------------------------------- /isa/rv32uzbb/xnor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/xnor.S -------------------------------------------------------------------------------- /isa/rv32uzbb/zext_h.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbb/zext_h.S -------------------------------------------------------------------------------- /isa/rv32uzbc/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbc/Makefrag -------------------------------------------------------------------------------- /isa/rv32uzbc/clmul.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbc/clmul.S -------------------------------------------------------------------------------- /isa/rv32uzbc/clmulh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbc/clmulh.S -------------------------------------------------------------------------------- /isa/rv32uzbc/clmulr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbc/clmulr.S -------------------------------------------------------------------------------- /isa/rv32uzbs/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbs/Makefrag -------------------------------------------------------------------------------- /isa/rv32uzbs/bclr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbs/bclr.S -------------------------------------------------------------------------------- /isa/rv32uzbs/bclri.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbs/bclri.S -------------------------------------------------------------------------------- /isa/rv32uzbs/bext.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbs/bext.S -------------------------------------------------------------------------------- /isa/rv32uzbs/bexti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbs/bexti.S -------------------------------------------------------------------------------- /isa/rv32uzbs/binv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbs/binv.S -------------------------------------------------------------------------------- /isa/rv32uzbs/binvi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbs/binvi.S -------------------------------------------------------------------------------- /isa/rv32uzbs/bset.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbs/bset.S -------------------------------------------------------------------------------- /isa/rv32uzbs/bseti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzbs/bseti.S -------------------------------------------------------------------------------- /isa/rv32uzfh/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/Makefrag -------------------------------------------------------------------------------- /isa/rv32uzfh/fadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/fadd.S -------------------------------------------------------------------------------- /isa/rv32uzfh/fclass.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/fclass.S -------------------------------------------------------------------------------- /isa/rv32uzfh/fcmp.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/fcmp.S -------------------------------------------------------------------------------- /isa/rv32uzfh/fcvt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/fcvt.S -------------------------------------------------------------------------------- /isa/rv32uzfh/fcvt_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/fcvt_w.S -------------------------------------------------------------------------------- /isa/rv32uzfh/fdiv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/fdiv.S -------------------------------------------------------------------------------- /isa/rv32uzfh/fmadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/fmadd.S -------------------------------------------------------------------------------- /isa/rv32uzfh/fmin.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/fmin.S -------------------------------------------------------------------------------- /isa/rv32uzfh/ldst.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/ldst.S -------------------------------------------------------------------------------- /isa/rv32uzfh/move.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/move.S -------------------------------------------------------------------------------- /isa/rv32uzfh/recoding.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv32uzfh/recoding.S -------------------------------------------------------------------------------- /isa/rv64mi/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/Makefrag -------------------------------------------------------------------------------- /isa/rv64mi/breakpoint.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/breakpoint.S -------------------------------------------------------------------------------- /isa/rv64mi/csr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/csr.S -------------------------------------------------------------------------------- /isa/rv64mi/illegal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/illegal.S -------------------------------------------------------------------------------- /isa/rv64mi/instret_overflow.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/instret_overflow.S -------------------------------------------------------------------------------- /isa/rv64mi/ld-misaligned.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/ld-misaligned.S -------------------------------------------------------------------------------- /isa/rv64mi/lh-misaligned.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/lh-misaligned.S -------------------------------------------------------------------------------- /isa/rv64mi/lw-misaligned.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/lw-misaligned.S -------------------------------------------------------------------------------- /isa/rv64mi/ma_addr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/ma_addr.S -------------------------------------------------------------------------------- /isa/rv64mi/ma_fetch.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/ma_fetch.S -------------------------------------------------------------------------------- /isa/rv64mi/mcsr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/mcsr.S -------------------------------------------------------------------------------- /isa/rv64mi/pmpaddr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/pmpaddr.S -------------------------------------------------------------------------------- /isa/rv64mi/sbreak.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/sbreak.S -------------------------------------------------------------------------------- /isa/rv64mi/scall.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/scall.S -------------------------------------------------------------------------------- /isa/rv64mi/sd-misaligned.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/sd-misaligned.S -------------------------------------------------------------------------------- /isa/rv64mi/sh-misaligned.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/sh-misaligned.S -------------------------------------------------------------------------------- /isa/rv64mi/sw-misaligned.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/sw-misaligned.S -------------------------------------------------------------------------------- /isa/rv64mi/zicntr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mi/zicntr.S -------------------------------------------------------------------------------- /isa/rv64mzicbo/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mzicbo/Makefrag -------------------------------------------------------------------------------- /isa/rv64mzicbo/zero.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64mzicbo/zero.S -------------------------------------------------------------------------------- /isa/rv64si/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64si/Makefrag -------------------------------------------------------------------------------- /isa/rv64si/csr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64si/csr.S -------------------------------------------------------------------------------- /isa/rv64si/dirty.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64si/dirty.S -------------------------------------------------------------------------------- /isa/rv64si/icache-alias.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64si/icache-alias.S -------------------------------------------------------------------------------- /isa/rv64si/ma_fetch.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64si/ma_fetch.S -------------------------------------------------------------------------------- /isa/rv64si/sbreak.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64si/sbreak.S -------------------------------------------------------------------------------- /isa/rv64si/scall.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64si/scall.S -------------------------------------------------------------------------------- /isa/rv64si/wfi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64si/wfi.S -------------------------------------------------------------------------------- /isa/rv64ssvnapot/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ssvnapot/Makefrag -------------------------------------------------------------------------------- /isa/rv64ssvnapot/napot.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ssvnapot/napot.S -------------------------------------------------------------------------------- /isa/rv64ua/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/Makefrag -------------------------------------------------------------------------------- /isa/rv64ua/amoadd_d.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amoadd_d.S -------------------------------------------------------------------------------- /isa/rv64ua/amoadd_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amoadd_w.S -------------------------------------------------------------------------------- /isa/rv64ua/amoand_d.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amoand_d.S -------------------------------------------------------------------------------- /isa/rv64ua/amoand_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amoand_w.S -------------------------------------------------------------------------------- /isa/rv64ua/amomax_d.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amomax_d.S -------------------------------------------------------------------------------- /isa/rv64ua/amomax_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amomax_w.S -------------------------------------------------------------------------------- /isa/rv64ua/amomaxu_d.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amomaxu_d.S -------------------------------------------------------------------------------- /isa/rv64ua/amomaxu_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amomaxu_w.S -------------------------------------------------------------------------------- /isa/rv64ua/amomin_d.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amomin_d.S -------------------------------------------------------------------------------- /isa/rv64ua/amomin_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amomin_w.S -------------------------------------------------------------------------------- /isa/rv64ua/amominu_d.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amominu_d.S -------------------------------------------------------------------------------- /isa/rv64ua/amominu_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amominu_w.S -------------------------------------------------------------------------------- /isa/rv64ua/amoor_d.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amoor_d.S -------------------------------------------------------------------------------- /isa/rv64ua/amoor_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amoor_w.S -------------------------------------------------------------------------------- /isa/rv64ua/amoswap_d.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amoswap_d.S -------------------------------------------------------------------------------- /isa/rv64ua/amoswap_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amoswap_w.S -------------------------------------------------------------------------------- /isa/rv64ua/amoxor_d.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amoxor_d.S -------------------------------------------------------------------------------- /isa/rv64ua/amoxor_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/amoxor_w.S -------------------------------------------------------------------------------- /isa/rv64ua/lrsc.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ua/lrsc.S -------------------------------------------------------------------------------- /isa/rv64uc/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uc/Makefrag -------------------------------------------------------------------------------- /isa/rv64uc/rvc.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uc/rvc.S -------------------------------------------------------------------------------- /isa/rv64ud/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/Makefrag -------------------------------------------------------------------------------- /isa/rv64ud/fadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/fadd.S -------------------------------------------------------------------------------- /isa/rv64ud/fclass.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/fclass.S -------------------------------------------------------------------------------- /isa/rv64ud/fcmp.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/fcmp.S -------------------------------------------------------------------------------- /isa/rv64ud/fcvt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/fcvt.S -------------------------------------------------------------------------------- /isa/rv64ud/fcvt_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/fcvt_w.S -------------------------------------------------------------------------------- /isa/rv64ud/fdiv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/fdiv.S -------------------------------------------------------------------------------- /isa/rv64ud/fmadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/fmadd.S -------------------------------------------------------------------------------- /isa/rv64ud/fmin.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/fmin.S -------------------------------------------------------------------------------- /isa/rv64ud/ldst.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/ldst.S -------------------------------------------------------------------------------- /isa/rv64ud/move.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/move.S -------------------------------------------------------------------------------- /isa/rv64ud/recoding.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/recoding.S -------------------------------------------------------------------------------- /isa/rv64ud/structural.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ud/structural.S -------------------------------------------------------------------------------- /isa/rv64uf/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/Makefrag -------------------------------------------------------------------------------- /isa/rv64uf/fadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/fadd.S -------------------------------------------------------------------------------- /isa/rv64uf/fclass.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/fclass.S -------------------------------------------------------------------------------- /isa/rv64uf/fcmp.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/fcmp.S -------------------------------------------------------------------------------- /isa/rv64uf/fcvt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/fcvt.S -------------------------------------------------------------------------------- /isa/rv64uf/fcvt_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/fcvt_w.S -------------------------------------------------------------------------------- /isa/rv64uf/fdiv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/fdiv.S -------------------------------------------------------------------------------- /isa/rv64uf/fmadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/fmadd.S -------------------------------------------------------------------------------- /isa/rv64uf/fmin.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/fmin.S -------------------------------------------------------------------------------- /isa/rv64uf/ldst.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/ldst.S -------------------------------------------------------------------------------- /isa/rv64uf/move.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/move.S -------------------------------------------------------------------------------- /isa/rv64uf/recoding.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uf/recoding.S -------------------------------------------------------------------------------- /isa/rv64ui/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/Makefrag -------------------------------------------------------------------------------- /isa/rv64ui/add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/add.S -------------------------------------------------------------------------------- /isa/rv64ui/addi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/addi.S -------------------------------------------------------------------------------- /isa/rv64ui/addiw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/addiw.S -------------------------------------------------------------------------------- /isa/rv64ui/addw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/addw.S -------------------------------------------------------------------------------- /isa/rv64ui/and.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/and.S -------------------------------------------------------------------------------- /isa/rv64ui/andi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/andi.S -------------------------------------------------------------------------------- /isa/rv64ui/auipc.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/auipc.S -------------------------------------------------------------------------------- /isa/rv64ui/beq.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/beq.S -------------------------------------------------------------------------------- /isa/rv64ui/bge.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/bge.S -------------------------------------------------------------------------------- /isa/rv64ui/bgeu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/bgeu.S -------------------------------------------------------------------------------- /isa/rv64ui/blt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/blt.S -------------------------------------------------------------------------------- /isa/rv64ui/bltu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/bltu.S -------------------------------------------------------------------------------- /isa/rv64ui/bne.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/bne.S -------------------------------------------------------------------------------- /isa/rv64ui/fence_i.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/fence_i.S -------------------------------------------------------------------------------- /isa/rv64ui/jal.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/jal.S -------------------------------------------------------------------------------- /isa/rv64ui/jalr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/jalr.S -------------------------------------------------------------------------------- /isa/rv64ui/lb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/lb.S -------------------------------------------------------------------------------- /isa/rv64ui/lbu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/lbu.S -------------------------------------------------------------------------------- /isa/rv64ui/ld.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/ld.S -------------------------------------------------------------------------------- /isa/rv64ui/ld_st.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/ld_st.S -------------------------------------------------------------------------------- /isa/rv64ui/lh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/lh.S -------------------------------------------------------------------------------- /isa/rv64ui/lhu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/lhu.S -------------------------------------------------------------------------------- /isa/rv64ui/lui.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/lui.S -------------------------------------------------------------------------------- /isa/rv64ui/lw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/lw.S -------------------------------------------------------------------------------- /isa/rv64ui/lwu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/lwu.S -------------------------------------------------------------------------------- /isa/rv64ui/ma_data.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/ma_data.S -------------------------------------------------------------------------------- /isa/rv64ui/or.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/or.S -------------------------------------------------------------------------------- /isa/rv64ui/ori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/ori.S -------------------------------------------------------------------------------- /isa/rv64ui/sb.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sb.S -------------------------------------------------------------------------------- /isa/rv64ui/sd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sd.S -------------------------------------------------------------------------------- /isa/rv64ui/sh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sh.S -------------------------------------------------------------------------------- /isa/rv64ui/simple.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/simple.S -------------------------------------------------------------------------------- /isa/rv64ui/sll.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sll.S -------------------------------------------------------------------------------- /isa/rv64ui/slli.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/slli.S -------------------------------------------------------------------------------- /isa/rv64ui/slliw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/slliw.S -------------------------------------------------------------------------------- /isa/rv64ui/sllw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sllw.S -------------------------------------------------------------------------------- /isa/rv64ui/slt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/slt.S -------------------------------------------------------------------------------- /isa/rv64ui/slti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/slti.S -------------------------------------------------------------------------------- /isa/rv64ui/sltiu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sltiu.S -------------------------------------------------------------------------------- /isa/rv64ui/sltu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sltu.S -------------------------------------------------------------------------------- /isa/rv64ui/sra.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sra.S -------------------------------------------------------------------------------- /isa/rv64ui/srai.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/srai.S -------------------------------------------------------------------------------- /isa/rv64ui/sraiw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sraiw.S -------------------------------------------------------------------------------- /isa/rv64ui/sraw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sraw.S -------------------------------------------------------------------------------- /isa/rv64ui/srl.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/srl.S -------------------------------------------------------------------------------- /isa/rv64ui/srli.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/srli.S -------------------------------------------------------------------------------- /isa/rv64ui/srliw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/srliw.S -------------------------------------------------------------------------------- /isa/rv64ui/srlw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/srlw.S -------------------------------------------------------------------------------- /isa/rv64ui/st_ld.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/st_ld.S -------------------------------------------------------------------------------- /isa/rv64ui/sub.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sub.S -------------------------------------------------------------------------------- /isa/rv64ui/subw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/subw.S -------------------------------------------------------------------------------- /isa/rv64ui/sw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/sw.S -------------------------------------------------------------------------------- /isa/rv64ui/xor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/xor.S -------------------------------------------------------------------------------- /isa/rv64ui/xori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64ui/xori.S -------------------------------------------------------------------------------- /isa/rv64um/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/Makefrag -------------------------------------------------------------------------------- /isa/rv64um/div.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/div.S -------------------------------------------------------------------------------- /isa/rv64um/divu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/divu.S -------------------------------------------------------------------------------- /isa/rv64um/divuw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/divuw.S -------------------------------------------------------------------------------- /isa/rv64um/divw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/divw.S -------------------------------------------------------------------------------- /isa/rv64um/mul.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/mul.S -------------------------------------------------------------------------------- /isa/rv64um/mulh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/mulh.S -------------------------------------------------------------------------------- /isa/rv64um/mulhsu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/mulhsu.S -------------------------------------------------------------------------------- /isa/rv64um/mulhu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/mulhu.S -------------------------------------------------------------------------------- /isa/rv64um/mulw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/mulw.S -------------------------------------------------------------------------------- /isa/rv64um/rem.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/rem.S -------------------------------------------------------------------------------- /isa/rv64um/remu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/remu.S -------------------------------------------------------------------------------- /isa/rv64um/remuw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/remuw.S -------------------------------------------------------------------------------- /isa/rv64um/remw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64um/remw.S -------------------------------------------------------------------------------- /isa/rv64uzba/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzba/Makefrag -------------------------------------------------------------------------------- /isa/rv64uzba/add_uw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzba/add_uw.S -------------------------------------------------------------------------------- /isa/rv64uzba/sh1add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzba/sh1add.S -------------------------------------------------------------------------------- /isa/rv64uzba/sh1add_uw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzba/sh1add_uw.S -------------------------------------------------------------------------------- /isa/rv64uzba/sh2add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzba/sh2add.S -------------------------------------------------------------------------------- /isa/rv64uzba/sh2add_uw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzba/sh2add_uw.S -------------------------------------------------------------------------------- /isa/rv64uzba/sh3add.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzba/sh3add.S -------------------------------------------------------------------------------- /isa/rv64uzba/sh3add_uw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzba/sh3add_uw.S -------------------------------------------------------------------------------- /isa/rv64uzba/slli_uw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzba/slli_uw.S -------------------------------------------------------------------------------- /isa/rv64uzbb/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/Makefrag -------------------------------------------------------------------------------- /isa/rv64uzbb/andn.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/andn.S -------------------------------------------------------------------------------- /isa/rv64uzbb/clz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/clz.S -------------------------------------------------------------------------------- /isa/rv64uzbb/clzw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/clzw.S -------------------------------------------------------------------------------- /isa/rv64uzbb/cpop.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/cpop.S -------------------------------------------------------------------------------- /isa/rv64uzbb/cpopw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/cpopw.S -------------------------------------------------------------------------------- /isa/rv64uzbb/ctz.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/ctz.S -------------------------------------------------------------------------------- /isa/rv64uzbb/ctzw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/ctzw.S -------------------------------------------------------------------------------- /isa/rv64uzbb/max.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/max.S -------------------------------------------------------------------------------- /isa/rv64uzbb/maxu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/maxu.S -------------------------------------------------------------------------------- /isa/rv64uzbb/min.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/min.S -------------------------------------------------------------------------------- /isa/rv64uzbb/minu.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/minu.S -------------------------------------------------------------------------------- /isa/rv64uzbb/orc_b.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/orc_b.S -------------------------------------------------------------------------------- /isa/rv64uzbb/orn.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/orn.S -------------------------------------------------------------------------------- /isa/rv64uzbb/rev8.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/rev8.S -------------------------------------------------------------------------------- /isa/rv64uzbb/rol.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/rol.S -------------------------------------------------------------------------------- /isa/rv64uzbb/rolw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/rolw.S -------------------------------------------------------------------------------- /isa/rv64uzbb/ror.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/ror.S -------------------------------------------------------------------------------- /isa/rv64uzbb/rori.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/rori.S -------------------------------------------------------------------------------- /isa/rv64uzbb/roriw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/roriw.S -------------------------------------------------------------------------------- /isa/rv64uzbb/rorw.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/rorw.S -------------------------------------------------------------------------------- /isa/rv64uzbb/sext_b.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/sext_b.S -------------------------------------------------------------------------------- /isa/rv64uzbb/sext_h.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/sext_h.S -------------------------------------------------------------------------------- /isa/rv64uzbb/xnor.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/xnor.S -------------------------------------------------------------------------------- /isa/rv64uzbb/zext_h.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbb/zext_h.S -------------------------------------------------------------------------------- /isa/rv64uzbc/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbc/Makefrag -------------------------------------------------------------------------------- /isa/rv64uzbc/clmul.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbc/clmul.S -------------------------------------------------------------------------------- /isa/rv64uzbc/clmulh.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbc/clmulh.S -------------------------------------------------------------------------------- /isa/rv64uzbc/clmulr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbc/clmulr.S -------------------------------------------------------------------------------- /isa/rv64uzbs/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbs/Makefrag -------------------------------------------------------------------------------- /isa/rv64uzbs/bclr.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbs/bclr.S -------------------------------------------------------------------------------- /isa/rv64uzbs/bclri.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbs/bclri.S -------------------------------------------------------------------------------- /isa/rv64uzbs/bext.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbs/bext.S -------------------------------------------------------------------------------- /isa/rv64uzbs/bexti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbs/bexti.S -------------------------------------------------------------------------------- /isa/rv64uzbs/binv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbs/binv.S -------------------------------------------------------------------------------- /isa/rv64uzbs/binvi.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbs/binvi.S -------------------------------------------------------------------------------- /isa/rv64uzbs/bset.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbs/bset.S -------------------------------------------------------------------------------- /isa/rv64uzbs/bseti.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzbs/bseti.S -------------------------------------------------------------------------------- /isa/rv64uzfh/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/Makefrag -------------------------------------------------------------------------------- /isa/rv64uzfh/fadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/fadd.S -------------------------------------------------------------------------------- /isa/rv64uzfh/fclass.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/fclass.S -------------------------------------------------------------------------------- /isa/rv64uzfh/fcmp.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/fcmp.S -------------------------------------------------------------------------------- /isa/rv64uzfh/fcvt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/fcvt.S -------------------------------------------------------------------------------- /isa/rv64uzfh/fcvt_w.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/fcvt_w.S -------------------------------------------------------------------------------- /isa/rv64uzfh/fdiv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/fdiv.S -------------------------------------------------------------------------------- /isa/rv64uzfh/fmadd.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/fmadd.S -------------------------------------------------------------------------------- /isa/rv64uzfh/fmin.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/fmin.S -------------------------------------------------------------------------------- /isa/rv64uzfh/ldst.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/ldst.S -------------------------------------------------------------------------------- /isa/rv64uzfh/move.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/move.S -------------------------------------------------------------------------------- /isa/rv64uzfh/recoding.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uzfh/recoding.S -------------------------------------------------------------------------------- /isa/rv64uziccid/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uziccid/Makefrag -------------------------------------------------------------------------------- /isa/rv64uziccid/ziccid.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/isa/rv64uziccid/ziccid.S -------------------------------------------------------------------------------- /mt/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/.gitignore -------------------------------------------------------------------------------- /mt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/Makefile -------------------------------------------------------------------------------- /mt/ad_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ad_matmul.c -------------------------------------------------------------------------------- /mt/ae_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ae_matmul.c -------------------------------------------------------------------------------- /mt/af_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/af_matmul.c -------------------------------------------------------------------------------- /mt/ag_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ag_matmul.c -------------------------------------------------------------------------------- /mt/ai_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ai_matmul.c -------------------------------------------------------------------------------- /mt/ak_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ak_matmul.c -------------------------------------------------------------------------------- /mt/al_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/al_matmul.c -------------------------------------------------------------------------------- /mt/am_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/am_matmul.c -------------------------------------------------------------------------------- /mt/an_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/an_matmul.c -------------------------------------------------------------------------------- /mt/ap_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ap_matmul.c -------------------------------------------------------------------------------- /mt/aq_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/aq_matmul.c -------------------------------------------------------------------------------- /mt/ar_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ar_matmul.c -------------------------------------------------------------------------------- /mt/at_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/at_matmul.c -------------------------------------------------------------------------------- /mt/av_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/av_matmul.c -------------------------------------------------------------------------------- /mt/ay_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ay_matmul.c -------------------------------------------------------------------------------- /mt/az_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/az_matmul.c -------------------------------------------------------------------------------- /mt/bb_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/bb_matmul.c -------------------------------------------------------------------------------- /mt/bc_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/bc_matmul.c -------------------------------------------------------------------------------- /mt/bf_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/bf_matmul.c -------------------------------------------------------------------------------- /mt/bh_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/bh_matmul.c -------------------------------------------------------------------------------- /mt/bj_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/bj_matmul.c -------------------------------------------------------------------------------- /mt/bk_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/bk_matmul.c -------------------------------------------------------------------------------- /mt/bm_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/bm_matmul.c -------------------------------------------------------------------------------- /mt/bo_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/bo_matmul.c -------------------------------------------------------------------------------- /mt/br_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/br_matmul.c -------------------------------------------------------------------------------- /mt/bs_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/bs_matmul.c -------------------------------------------------------------------------------- /mt/ce_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ce_matmul.c -------------------------------------------------------------------------------- /mt/cf_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/cf_matmul.c -------------------------------------------------------------------------------- /mt/cg_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/cg_matmul.c -------------------------------------------------------------------------------- /mt/ci_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ci_matmul.c -------------------------------------------------------------------------------- /mt/ck_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ck_matmul.c -------------------------------------------------------------------------------- /mt/cl_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/cl_matmul.c -------------------------------------------------------------------------------- /mt/cm_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/cm_matmul.c -------------------------------------------------------------------------------- /mt/cs_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/cs_matmul.c -------------------------------------------------------------------------------- /mt/cv_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/cv_matmul.c -------------------------------------------------------------------------------- /mt/cy_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/cy_matmul.c -------------------------------------------------------------------------------- /mt/dc_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/dc_matmul.c -------------------------------------------------------------------------------- /mt/df_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/df_matmul.c -------------------------------------------------------------------------------- /mt/dm_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/dm_matmul.c -------------------------------------------------------------------------------- /mt/do_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/do_matmul.c -------------------------------------------------------------------------------- /mt/dr_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/dr_matmul.c -------------------------------------------------------------------------------- /mt/ds_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/ds_matmul.c -------------------------------------------------------------------------------- /mt/du_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/du_matmul.c -------------------------------------------------------------------------------- /mt/dv_matmul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/dv_matmul.c -------------------------------------------------------------------------------- /mt/vvadd0.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/vvadd0.c -------------------------------------------------------------------------------- /mt/vvadd1.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/vvadd1.c -------------------------------------------------------------------------------- /mt/vvadd2.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/vvadd2.c -------------------------------------------------------------------------------- /mt/vvadd3.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/vvadd3.c -------------------------------------------------------------------------------- /mt/vvadd4.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-software-src/riscv-tests/HEAD/mt/vvadd4.c --------------------------------------------------------------------------------