├── ChangeLog.md ├── LICENSE.md ├── README.md ├── documentation ├── README.md ├── RSC_MMU_SV32_coverage.md ├── RSC_MMU_SV39_coverage.md ├── RSC_MMU_SV48_coverage.md ├── RSC_MMU_SV57_coverage.md ├── RV32A_coverage.md ├── RV32C_coverage.md ├── RV32EPMP_coverage.md ├── RV32E_coverage.md ├── RV32F_coverage.md ├── RV32I_coverage.md ├── RV32M_coverage.md ├── RV32PMP_coverage.md ├── RV32PRIVM_coverage.md ├── RV32PRIVS_coverage.md ├── RV32VB_coverage.md ├── RV32VF_coverage.md ├── RV32VI_coverage.md ├── RV32VM_coverage.md ├── RV32VP_coverage.md ├── RV32VR_coverage.md ├── RV32VX_coverage.md ├── RV32ZBA_coverage.md ├── RV32ZBB_coverage.md ├── RV32ZBC_coverage.md ├── RV32ZBKB_coverage.md ├── RV32ZBKC_coverage.md ├── RV32ZBKX_coverage.md ├── RV32ZBS_coverage.md ├── RV32ZCA_coverage.md ├── RV32ZCB_coverage.md ├── RV32ZCD_coverage.md ├── RV32ZCFZFINX_coverage.md ├── RV32ZCF_coverage.md ├── RV32ZCMP_coverage.md ├── RV32ZCMT_coverage.md ├── RV32ZFINX_coverage.md ├── RV32ZICSR_coverage.md ├── RV32ZKND_coverage.md ├── RV32ZKNE_coverage.md ├── RV32ZKNH_coverage.md ├── RV32ZKSED_coverage.md ├── RV32ZKSH_coverage.md ├── RV32ZMMUL_coverage.md ├── RV64A_coverage.md ├── RV64C_coverage.md ├── RV64D_coverage.md ├── RV64EPMP_coverage.md ├── RV64F_coverage.md ├── RV64I_coverage.md ├── RV64M_coverage.md ├── RV64PMP_coverage.md ├── RV64PRIVM_coverage.md ├── RV64PRIVS_coverage.md ├── RV64VF_coverage.md ├── RV64VI_coverage.md ├── RV64VM_coverage.md ├── RV64VP_coverage.md ├── RV64VR_coverage.md ├── RV64VX_coverage.md ├── RV64ZBA_coverage.md ├── RV64ZBB_coverage.md ├── RV64ZBC_coverage.md ├── RV64ZBKB_coverage.md ├── RV64ZBKC_coverage.md ├── RV64ZBKX_coverage.md ├── RV64ZBS_coverage.md ├── RV64ZCA_coverage.md ├── RV64ZCB_coverage.md ├── RV64ZCD_coverage.md ├── RV64ZCMP_coverage.md ├── RV64ZCMT_coverage.md ├── RV64ZICSR_coverage.md ├── RV64ZKND_coverage.md ├── RV64ZKNE_coverage.md ├── RV64ZKNH_coverage.md ├── RV64ZKSED_coverage.md ├── RV64ZKSH_coverage.md ├── RV64ZMMUL_coverage.md ├── RVVI_METRICS_coverage.md ├── XPULPV2C_coverage.md └── XPULPV2_coverage.md ├── dvplans ├── README.md ├── RISCV_cover_levels_info.csv ├── RSC_MMU_SV32_coverage_dvplan.csv ├── RSC_MMU_SV39_coverage_dvplan.csv ├── RSC_MMU_SV48_coverage_dvplan.csv ├── RSC_MMU_SV57_coverage_dvplan.csv ├── RV32A_coverage_dvplan.csv ├── RV32C_coverage_dvplan.csv ├── RV32EPMP_coverage_dvplan.csv ├── RV32E_coverage_dvplan.csv ├── RV32F_coverage_dvplan.csv ├── RV32I_coverage_dvplan.csv ├── RV32M_coverage_dvplan.csv ├── RV32PMP_coverage_dvplan.csv ├── RV32PRIVM_coverage_dvplan.csv ├── RV32PRIVS_coverage_dvplan.csv ├── RV32VB_coverage_dvplan.csv ├── RV32VF_coverage_dvplan.csv ├── RV32VI_coverage_dvplan.csv ├── RV32VM_coverage_dvplan.csv ├── RV32VP_coverage_dvplan.csv ├── RV32VR_coverage_dvplan.csv ├── RV32VX_coverage_dvplan.csv ├── RV32ZBA_coverage_dvplan.csv ├── RV32ZBB_coverage_dvplan.csv ├── RV32ZBC_coverage_dvplan.csv ├── RV32ZBKB_coverage_dvplan.csv ├── RV32ZBKC_coverage_dvplan.csv ├── RV32ZBKX_coverage_dvplan.csv ├── RV32ZBS_coverage_dvplan.csv ├── RV32ZCA_coverage_dvplan.csv ├── RV32ZCB_coverage_dvplan.csv ├── RV32ZCD_coverage_dvplan.csv ├── RV32ZCFZFINX_coverage_dvplan.csv ├── RV32ZCF_coverage_dvplan.csv ├── RV32ZCMP_coverage_dvplan.csv ├── RV32ZCMT_coverage_dvplan.csv ├── RV32ZFINX_coverage_dvplan.csv ├── RV32ZICSR_coverage_dvplan.csv ├── RV32ZKND_coverage_dvplan.csv ├── RV32ZKNE_coverage_dvplan.csv ├── RV32ZKNH_coverage_dvplan.csv ├── RV32ZKSED_coverage_dvplan.csv ├── RV32ZKSH_coverage_dvplan.csv ├── RV32ZMMUL_coverage_dvplan.csv ├── RV64A_coverage_dvplan.csv ├── RV64C_coverage_dvplan.csv ├── RV64D_coverage_dvplan.csv ├── RV64EPMP_coverage_dvplan.csv ├── RV64F_coverage_dvplan.csv ├── RV64I_coverage_dvplan.csv ├── RV64M_coverage_dvplan.csv ├── RV64PMP_coverage_dvplan.csv ├── RV64PRIVM_coverage_dvplan.csv ├── RV64PRIVS_coverage_dvplan.csv ├── RV64VF_coverage_dvplan.csv ├── RV64VI_coverage_dvplan.csv ├── RV64VM_coverage_dvplan.csv ├── RV64VP_coverage_dvplan.csv ├── RV64VR_coverage_dvplan.csv ├── RV64VX_coverage_dvplan.csv ├── RV64ZBA_coverage_dvplan.csv ├── RV64ZBB_coverage_dvplan.csv ├── RV64ZBC_coverage_dvplan.csv ├── RV64ZBKB_coverage_dvplan.csv ├── RV64ZBKC_coverage_dvplan.csv ├── RV64ZBKX_coverage_dvplan.csv ├── RV64ZBS_coverage_dvplan.csv ├── RV64ZCA_coverage_dvplan.csv ├── RV64ZCB_coverage_dvplan.csv ├── RV64ZCD_coverage_dvplan.csv ├── RV64ZCMP_coverage_dvplan.csv ├── RV64ZCMT_coverage_dvplan.csv ├── RV64ZICSR_coverage_dvplan.csv ├── RV64ZKND_coverage_dvplan.csv ├── RV64ZKNE_coverage_dvplan.csv ├── RV64ZKNH_coverage_dvplan.csv ├── RV64ZKSED_coverage_dvplan.csv ├── RV64ZKSH_coverage_dvplan.csv ├── RV64ZMMUL_coverage_dvplan.csv ├── RVVI_METRICS_coverage_dvplan.csv ├── XPULPV2C_coverage_dvplan.csv └── XPULPV2_coverage_dvplan.csv ├── images ├── RVVI-functional-coverage.jpg └── automatic-generation.jpg └── source ├── README.md ├── RISCV_coverage.svh ├── coverage ├── README.md ├── RISCV_config_checks.svh ├── RISCV_coverage_base.svh ├── RISCV_coverage_common.svh ├── RISCV_coverage_csr.svh ├── RISCV_coverage_exceptions.svh ├── RISCV_coverage_hazards.svh ├── RISCV_coverage_pkg.svh ├── RISCV_coverage_rvvi.svh ├── RISCV_instruction_base.svh ├── RISCV_trace_data.svh ├── RV32I_coverage.svh ├── RV32I_coverage_init.svh └── RV32I_illegal_coverage.svh └── default_config ├── RISCV_coverage_config.svh └── RISCV_csr_config.svh /ChangeLog.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/ChangeLog.md -------------------------------------------------------------------------------- /LICENSE.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/LICENSE.md -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/README.md -------------------------------------------------------------------------------- /documentation/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/README.md -------------------------------------------------------------------------------- /documentation/RSC_MMU_SV32_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RSC_MMU_SV32_coverage.md -------------------------------------------------------------------------------- /documentation/RSC_MMU_SV39_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RSC_MMU_SV39_coverage.md -------------------------------------------------------------------------------- /documentation/RSC_MMU_SV48_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RSC_MMU_SV48_coverage.md -------------------------------------------------------------------------------- /documentation/RSC_MMU_SV57_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RSC_MMU_SV57_coverage.md -------------------------------------------------------------------------------- /documentation/RV32A_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32A_coverage.md -------------------------------------------------------------------------------- /documentation/RV32C_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32C_coverage.md -------------------------------------------------------------------------------- /documentation/RV32EPMP_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32EPMP_coverage.md -------------------------------------------------------------------------------- /documentation/RV32E_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32E_coverage.md -------------------------------------------------------------------------------- /documentation/RV32F_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32F_coverage.md -------------------------------------------------------------------------------- /documentation/RV32I_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32I_coverage.md -------------------------------------------------------------------------------- /documentation/RV32M_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32M_coverage.md -------------------------------------------------------------------------------- /documentation/RV32PMP_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32PMP_coverage.md -------------------------------------------------------------------------------- /documentation/RV32PRIVM_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32PRIVM_coverage.md -------------------------------------------------------------------------------- /documentation/RV32PRIVS_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32PRIVS_coverage.md -------------------------------------------------------------------------------- /documentation/RV32VB_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32VB_coverage.md -------------------------------------------------------------------------------- /documentation/RV32VF_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32VF_coverage.md -------------------------------------------------------------------------------- /documentation/RV32VI_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32VI_coverage.md -------------------------------------------------------------------------------- /documentation/RV32VM_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32VM_coverage.md -------------------------------------------------------------------------------- /documentation/RV32VP_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32VP_coverage.md -------------------------------------------------------------------------------- /documentation/RV32VR_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32VR_coverage.md -------------------------------------------------------------------------------- /documentation/RV32VX_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32VX_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZBA_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZBA_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZBB_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZBB_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZBC_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZBC_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZBKB_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZBKB_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZBKC_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZBKC_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZBKX_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZBKX_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZBS_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZBS_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZCA_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZCA_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZCB_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZCB_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZCD_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZCD_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZCFZFINX_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZCFZFINX_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZCF_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZCF_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZCMP_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZCMP_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZCMT_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZCMT_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZFINX_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZFINX_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZICSR_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZICSR_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZKND_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZKND_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZKNE_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZKNE_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZKNH_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZKNH_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZKSED_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZKSED_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZKSH_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZKSH_coverage.md -------------------------------------------------------------------------------- /documentation/RV32ZMMUL_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV32ZMMUL_coverage.md -------------------------------------------------------------------------------- /documentation/RV64A_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64A_coverage.md -------------------------------------------------------------------------------- /documentation/RV64C_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64C_coverage.md -------------------------------------------------------------------------------- /documentation/RV64D_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64D_coverage.md -------------------------------------------------------------------------------- /documentation/RV64EPMP_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64EPMP_coverage.md -------------------------------------------------------------------------------- /documentation/RV64F_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64F_coverage.md -------------------------------------------------------------------------------- /documentation/RV64I_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64I_coverage.md -------------------------------------------------------------------------------- /documentation/RV64M_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64M_coverage.md -------------------------------------------------------------------------------- /documentation/RV64PMP_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64PMP_coverage.md -------------------------------------------------------------------------------- /documentation/RV64PRIVM_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64PRIVM_coverage.md -------------------------------------------------------------------------------- /documentation/RV64PRIVS_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64PRIVS_coverage.md -------------------------------------------------------------------------------- /documentation/RV64VF_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64VF_coverage.md -------------------------------------------------------------------------------- /documentation/RV64VI_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64VI_coverage.md -------------------------------------------------------------------------------- /documentation/RV64VM_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64VM_coverage.md -------------------------------------------------------------------------------- /documentation/RV64VP_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64VP_coverage.md -------------------------------------------------------------------------------- /documentation/RV64VR_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64VR_coverage.md -------------------------------------------------------------------------------- /documentation/RV64VX_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64VX_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZBA_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZBA_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZBB_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZBB_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZBC_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZBC_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZBKB_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZBKB_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZBKC_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZBKC_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZBKX_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZBKX_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZBS_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZBS_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZCA_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZCA_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZCB_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZCB_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZCD_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZCD_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZCMP_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZCMP_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZCMT_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZCMT_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZICSR_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZICSR_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZKND_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZKND_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZKNE_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZKNE_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZKNH_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZKNH_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZKSED_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZKSED_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZKSH_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZKSH_coverage.md -------------------------------------------------------------------------------- /documentation/RV64ZMMUL_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RV64ZMMUL_coverage.md -------------------------------------------------------------------------------- /documentation/RVVI_METRICS_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/RVVI_METRICS_coverage.md -------------------------------------------------------------------------------- /documentation/XPULPV2C_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/XPULPV2C_coverage.md -------------------------------------------------------------------------------- /documentation/XPULPV2_coverage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/documentation/XPULPV2_coverage.md -------------------------------------------------------------------------------- /dvplans/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/README.md -------------------------------------------------------------------------------- /dvplans/RISCV_cover_levels_info.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RISCV_cover_levels_info.csv -------------------------------------------------------------------------------- /dvplans/RSC_MMU_SV32_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RSC_MMU_SV32_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RSC_MMU_SV39_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RSC_MMU_SV39_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RSC_MMU_SV48_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RSC_MMU_SV48_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RSC_MMU_SV57_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RSC_MMU_SV57_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32A_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32A_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32C_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32C_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32EPMP_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32EPMP_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32E_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32E_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32F_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32F_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32I_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32I_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32M_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32M_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32PMP_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32PMP_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32PRIVM_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32PRIVM_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32PRIVS_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32PRIVS_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32VB_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32VB_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32VF_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32VF_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32VI_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32VI_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32VM_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32VM_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32VP_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32VP_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32VR_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32VR_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32VX_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32VX_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZBA_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZBA_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZBB_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZBB_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZBC_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZBC_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZBKB_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZBKB_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZBKC_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZBKC_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZBKX_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZBKX_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZBS_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZBS_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZCA_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZCA_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZCB_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZCB_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZCD_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZCD_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZCFZFINX_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZCFZFINX_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZCF_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZCF_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZCMP_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZCMP_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZCMT_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZCMT_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZFINX_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZFINX_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZICSR_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZICSR_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZKND_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZKND_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZKNE_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZKNE_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZKNH_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZKNH_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZKSED_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZKSED_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZKSH_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZKSH_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV32ZMMUL_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV32ZMMUL_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64A_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64A_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64C_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64C_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64D_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64D_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64EPMP_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64EPMP_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64F_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64F_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64I_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64I_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64M_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64M_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64PMP_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64PMP_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64PRIVM_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64PRIVM_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64PRIVS_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64PRIVS_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64VF_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64VF_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64VI_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64VI_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64VM_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64VM_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64VP_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64VP_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64VR_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64VR_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64VX_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64VX_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZBA_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZBA_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZBB_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZBB_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZBC_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZBC_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZBKB_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZBKB_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZBKC_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZBKC_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZBKX_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZBKX_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZBS_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZBS_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZCA_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZCA_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZCB_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZCB_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZCD_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZCD_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZCMP_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZCMP_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZCMT_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZCMT_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZICSR_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZICSR_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZKND_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZKND_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZKNE_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZKNE_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZKNH_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZKNH_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZKSED_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZKSED_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZKSH_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZKSH_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RV64ZMMUL_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RV64ZMMUL_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/RVVI_METRICS_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/RVVI_METRICS_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/XPULPV2C_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/XPULPV2C_coverage_dvplan.csv -------------------------------------------------------------------------------- /dvplans/XPULPV2_coverage_dvplan.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/dvplans/XPULPV2_coverage_dvplan.csv -------------------------------------------------------------------------------- /images/RVVI-functional-coverage.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/images/RVVI-functional-coverage.jpg -------------------------------------------------------------------------------- /images/automatic-generation.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/images/automatic-generation.jpg -------------------------------------------------------------------------------- /source/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/README.md -------------------------------------------------------------------------------- /source/RISCV_coverage.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/RISCV_coverage.svh -------------------------------------------------------------------------------- /source/coverage/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/README.md -------------------------------------------------------------------------------- /source/coverage/RISCV_config_checks.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RISCV_config_checks.svh -------------------------------------------------------------------------------- /source/coverage/RISCV_coverage_base.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RISCV_coverage_base.svh -------------------------------------------------------------------------------- /source/coverage/RISCV_coverage_common.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RISCV_coverage_common.svh -------------------------------------------------------------------------------- /source/coverage/RISCV_coverage_csr.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RISCV_coverage_csr.svh -------------------------------------------------------------------------------- /source/coverage/RISCV_coverage_exceptions.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RISCV_coverage_exceptions.svh -------------------------------------------------------------------------------- /source/coverage/RISCV_coverage_hazards.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RISCV_coverage_hazards.svh -------------------------------------------------------------------------------- /source/coverage/RISCV_coverage_pkg.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RISCV_coverage_pkg.svh -------------------------------------------------------------------------------- /source/coverage/RISCV_coverage_rvvi.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RISCV_coverage_rvvi.svh -------------------------------------------------------------------------------- /source/coverage/RISCV_instruction_base.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RISCV_instruction_base.svh -------------------------------------------------------------------------------- /source/coverage/RISCV_trace_data.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RISCV_trace_data.svh -------------------------------------------------------------------------------- /source/coverage/RV32I_coverage.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RV32I_coverage.svh -------------------------------------------------------------------------------- /source/coverage/RV32I_coverage_init.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RV32I_coverage_init.svh -------------------------------------------------------------------------------- /source/coverage/RV32I_illegal_coverage.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/coverage/RV32I_illegal_coverage.svh -------------------------------------------------------------------------------- /source/default_config/RISCV_coverage_config.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/default_config/RISCV_coverage_config.svh -------------------------------------------------------------------------------- /source/default_config/RISCV_csr_config.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv-verification/riscvISACOV/HEAD/source/default_config/RISCV_csr_config.svh --------------------------------------------------------------------------------