├── .github ├── dependabot.yml └── workflows │ ├── check-ready-to-merge.yml │ ├── isa-build.yml │ ├── merge-and-release.yml │ └── pre-commit.yml ├── .gitignore ├── .gitmodules ├── .pre-commit-config.yaml ├── LICENSE ├── Makefile ├── README.md ├── antora.yml ├── dependencies ├── Gemfile ├── README.md ├── apt_packages.txt └── package.json ├── marchid.md ├── modules ├── ROOT │ ├── images │ │ └── risc-v_logo.svg │ ├── nav.adoc │ ├── pages │ │ └── index.adoc │ └── resources ├── biblio │ ├── nav.adoc │ └── pages │ │ └── bibliography.adoc ├── priv │ ├── examples │ ├── images │ ├── nav.adoc │ ├── pages │ │ ├── hypervisor.adoc │ │ ├── indirect-csr.adoc │ │ ├── machine.adoc │ │ ├── priv-cfi.adoc │ │ ├── priv-contributors.adoc │ │ ├── priv-csrs.adoc │ │ ├── priv-history.adoc │ │ ├── priv-index.adoc │ │ ├── priv-insns.adoc │ │ ├── priv-intro.adoc │ │ ├── priv-preface.adoc │ │ ├── rnmi.adoc │ │ ├── smcdeleg.adoc │ │ ├── smcntrpmf.adoc │ │ ├── smctr.adoc │ │ ├── smdbltrp.adoc │ │ ├── smepmp.adoc │ │ ├── smstateen.adoc │ │ ├── sscofpmf.adoc │ │ ├── ssdbltrp.adoc │ │ ├── sstc.adoc │ │ ├── supervisor.adoc │ │ └── zpm.adoc │ └── partials │ │ ├── bytefield │ │ └── wavedrom └── unpriv │ ├── examples │ ├── images │ ├── nav.adoc │ ├── pages │ ├── a-st-ext.adoc │ ├── b-st-ext.adoc │ ├── bfloat16.adoc │ ├── c-st-ext.adoc │ ├── calling-convention.adoc │ ├── cmo.adoc │ ├── colophon.adoc │ ├── counters.adoc │ ├── d-st-ext.adoc │ ├── f-st-ext.adoc │ ├── intro.adoc │ ├── m-st-ext.adoc │ ├── mm-eplan.adoc │ ├── mm-formal.adoc │ ├── naming.adoc │ ├── q-st-ext.adoc │ ├── rv-32-64g.adoc │ ├── rv32.adoc │ ├── rv32e.adoc │ ├── rv64.adoc │ ├── rvwmo.adoc │ ├── scalar-crypto.adoc │ ├── unpriv-cfi.adoc │ ├── unpriv-contributors.adoc │ ├── unpriv-index.adoc │ ├── v-st-ext.adoc │ ├── vector-crypto.adoc │ ├── zabha.adoc │ ├── zacas.adoc │ ├── zawrs.adoc │ ├── zc.adoc │ ├── zfa.adoc │ ├── zfh.adoc │ ├── zfinx.adoc │ ├── zicond.adoc │ ├── zicsr.adoc │ ├── zifencei.adoc │ ├── zihintntl.adoc │ ├── zihintpause.adoc │ ├── zimop.adoc │ └── ztso-st-ext.adoc │ └── partials │ ├── bytefield │ ├── fraclmul.adoc │ ├── graphviz │ └── wavedrom ├── normative_rule_defs ├── README.md ├── m-st-ext.yaml ├── machine.yaml ├── rv-32-64g.yaml ├── rv32.yaml ├── rv64.yaml └── zilsd.yaml ├── src ├── a-st-ext.adoc ├── b-st-ext.adoc ├── bfloat16.adoc ├── bibliography.adoc ├── c-st-ext.adoc ├── calling-convention.adoc ├── cmo.adoc ├── colophon.adoc ├── counters.adoc ├── d-st-ext.adoc ├── example │ ├── memcpy.s │ ├── saxpy.s │ ├── sgemm.S │ ├── strcmp.s │ ├── strcpy.s │ ├── strlen.s │ ├── strncpy.s │ └── vvaddint32.s ├── f-st-ext.adoc ├── fraclmul.adoc ├── hypervisor.adoc ├── images │ ├── .gitignore │ ├── backpage.png │ ├── base-unpriv-reg-state.png │ ├── bytefield │ │ ├── counteren.edn │ │ ├── counterinh.edn │ │ ├── cust-sys-instr.edn │ │ ├── epcreg.edn │ │ ├── hcounterenreg.edn │ │ ├── hedelegreg.edn │ │ ├── hgeiereg.edn │ │ ├── hgeipreg.edn │ │ ├── hidelegreg.edn │ │ ├── hiereg-standard.edn │ │ ├── hiereg.edn │ │ ├── hipreg-standard.edn │ │ ├── hipreg.edn │ │ ├── hpmevents.edn │ │ ├── htimedelta.edn │ │ ├── htimedeltah.edn │ │ ├── htinstreg.edn │ │ ├── htvalreg.edn │ │ ├── hvipreg-standard.edn │ │ ├── hvipreg.edn │ │ ├── hypv-miereg-standard.edn │ │ ├── hypv-mipreg-standard.edn │ │ ├── hypv-mstatus.edn │ │ ├── hypv-mstatush.edn │ │ ├── marchid.edn │ │ ├── mcausereg.edn │ │ ├── mconfigptrreg.edn │ │ ├── medeleg.edn │ │ ├── mepcreg.edn │ │ ├── mhartid.edn │ │ ├── mideleg.edn │ │ ├── miereg-standard.edn │ │ ├── mimpid.edn │ │ ├── mipreg-standard.edn │ │ ├── misareg.edn │ │ ├── mncause.edn │ │ ├── mnepc.edn │ │ ├── mnscratch.edn │ │ ├── mnstatus.edn │ │ ├── mscratch.edn │ │ ├── mtime.edn │ │ ├── mtimecmp.edn │ │ ├── mtinstreg.edn │ │ ├── mtval2reg.edn │ │ ├── mtvalreg.edn │ │ ├── mtvec.edn │ │ ├── mvendorid.edn │ │ ├── pmp-rv32.edn │ │ ├── pmp-rv64.edn │ │ ├── pmpaddr-rv32.edn │ │ ├── pmpaddr-rv64.edn │ │ ├── pmpcfg.edn │ │ ├── priv-instr-set.edn │ │ ├── rv32hgatp.edn │ │ ├── rv32satp.edn │ │ ├── rv32vsatpreg.edn │ │ ├── rv64hgatp.edn │ │ ├── rv64satp.edn │ │ ├── rv64vsatpreg.edn │ │ ├── rvc-instr-quad0.edn │ │ ├── rvc-instr-quad1.edn │ │ ├── rvc-instr-quad2.edn │ │ ├── scausereg.edn │ │ ├── scounteren.edn │ │ ├── sie.edn │ │ ├── siereg-standard.edn │ │ ├── sip.edn │ │ ├── sipreg-standard.edn │ │ ├── sscratch.edn │ │ ├── stvalreg.edn │ │ ├── stvec.edn │ │ ├── sv32pa.edn │ │ ├── sv32pte.edn │ │ ├── sv32va.edn │ │ ├── sv32x4va.edn │ │ ├── sv39pa.edn │ │ ├── sv39pte.edn │ │ ├── sv39va.edn │ │ ├── sv39x4va.edn │ │ ├── sv48pa.edn │ │ ├── sv48pte.edn │ │ ├── sv48va.edn │ │ ├── sv48x4va.edn │ │ ├── sv57pa.edn │ │ ├── sv57pte.edn │ │ ├── sv57va.edn │ │ ├── sv57x4va.edn │ │ ├── vscausereg.edn │ │ ├── vsepcreg.edn │ │ ├── vsiereg-standard.edn │ │ ├── vsiereg.edn │ │ ├── vsipreg-standard.edn │ │ ├── vsipreg.edn │ │ ├── vsscratchreg.edn │ │ ├── vsstatusreg-rv32.edn │ │ ├── vsstatusreg.edn │ │ ├── vstvalreg.edn │ │ └── vstvecreg.edn │ ├── draft.png │ ├── es_dataflow.svg │ ├── es_noisetest.svg │ ├── es_state.svg │ ├── graphviz │ │ ├── litmus_addrpo.png │ │ ├── litmus_addrpo.txt │ │ ├── litmus_datacoirfi.png │ │ ├── litmus_datacoirfi.txt │ │ ├── litmus_datarfi.png │ │ ├── litmus_datarfi.txt │ │ ├── litmus_lb_lrsc.png │ │ ├── litmus_lb_lrsc.txt │ │ ├── litmus_mp_fenceww_fri_rfi_addr.png │ │ ├── litmus_mp_fenceww_fri_rfi_addr.txt │ │ ├── litmus_ppoca.png │ │ ├── litmus_ppoca.txt │ │ ├── litmus_rsw.png │ │ ├── litmus_rsw.txt │ │ ├── litmus_sample.adoc │ │ ├── litmus_sample.png │ │ ├── litmus_sample.txt │ │ ├── litmus_sb_fwd.png │ │ ├── litmus_sb_fwd.txt │ │ ├── litmus_subsumption.png │ │ └── litmus_subsumption.txt │ ├── image_placeholder.png │ ├── png │ │ ├── misareg.png │ │ ├── mvendorid.png │ │ └── privimps.png │ ├── risc-v_logo.png │ ├── riscv-horizontal-color.svg │ ├── smepmp-visual-representation.png │ └── wavedrom │ │ ├── atomic-mem.edn │ │ ├── b-immediate.edn │ │ ├── c-andi.edn │ │ ├── c-breakpoint-instr.edn │ │ ├── c-cb-format-ls.edn │ │ ├── c-ci.edn │ │ ├── c-ciw.edn │ │ ├── c-cj-format-ls.edn │ │ ├── c-cr-format-ls.edn │ │ ├── c-cs-format-ls.edn │ │ ├── c-def-illegal-inst.edn │ │ ├── c-int-reg-immed.edn │ │ ├── c-int-reg-to-reg-ca-format.edn │ │ ├── c-int-reg-to-reg-cr-format.edn │ │ ├── c-integer-const-gen.edn │ │ ├── c-mop.edn │ │ ├── c-nop-instr.edn │ │ ├── c-sp-load-store-css.edn │ │ ├── c-sp-load-store.edn │ │ ├── c-srli-srai.edn │ │ ├── counters-diag.edn │ │ ├── cr-register.edn │ │ ├── csr-instr.edn │ │ ├── ct-conditional.edn │ │ ├── ct-unconditional-2.edn │ │ ├── ct-unconditional.edn │ │ ├── d-xwwx.edn │ │ ├── division-op.edn │ │ ├── double-fl-class.edn │ │ ├── double-fl-compare.edn │ │ ├── double-fl-compute.edn │ │ ├── double-fl-convert-mv.edn │ │ ├── double-ls.edn │ │ ├── env-call-breakpoint.edn │ │ ├── fcvt-sd-ds.edn │ │ ├── float-csr.edn │ │ ├── flt-pt-to-int-move.edn │ │ ├── flt-to-flt-sgn-inj-instr.edn │ │ ├── fsjgnjnx-d.edn │ │ ├── half-ls.edn │ │ ├── half-pr-flt-pt-class.edn │ │ ├── half-pr-flt-pt-compare.edn │ │ ├── half-prec-conv-and-mv.edn │ │ ├── half-prec-flpt-to-flpt-conv.edn │ │ ├── hinvalgvma.edn │ │ ├── hinvalvvma.edn │ │ ├── hypv-mm-fence.edn │ │ ├── hypv-virt-load-and-store.edn │ │ ├── i-immediate.edn │ │ ├── immediate-variants.edn │ │ ├── immediate.edn │ │ ├── instruction-formats.edn │ │ ├── int-comp-lui-aiupc.edn │ │ ├── int-comp-slli-srli-srai.edn │ │ ├── int-reg-reg.edn │ │ ├── integer-computational.edn │ │ ├── j-immediate.edn │ │ ├── load-reserve-st-conditional.edn │ │ ├── load-store.edn │ │ ├── m-st-ext-for-int-mult.edn │ │ ├── mem-order.edn │ │ ├── menvcfgreg.edn │ │ ├── mm-env-call.edn │ │ ├── mop-r.edn │ │ ├── mop-rr.edn │ │ ├── mseccfg.edn │ │ ├── mstatushreg.edn │ │ ├── mstatusreg-rv321.edn │ │ ├── mstatusreg.edn │ │ ├── nop.edn │ │ ├── quad-cnvrt-intch-xqqx.edn │ │ ├── quad-cnvrt-mv.edn │ │ ├── quad-cnvt-interchange.edn │ │ ├── quad-compute.edn │ │ ├── quad-float-clssfy.edn │ │ ├── quad-float-compare.edn │ │ ├── quad-ls.edn │ │ ├── reg-based-ldnstr.edn │ │ ├── rv64-lui-auipc.edn │ │ ├── rv64i-base-int.edn │ │ ├── rv64i-int-reg-reg.edn │ │ ├── rv64i-slli.edn │ │ ├── rv64i-slliw.edn │ │ ├── s-immediate.edn │ │ ├── sfenceinvalir.edn │ │ ├── sfencevma.edn │ │ ├── sfencewinval.edn │ │ ├── sinvalvma.edn │ │ ├── sp-load-store-2.edn │ │ ├── sp-load-store.edn │ │ ├── spfloat-classify.edn │ │ ├── spfloat-cn-cmp.edn │ │ ├── spfloat-comp.edn │ │ ├── spfloat-mv.edn │ │ ├── spfloat-sign-inj.edn │ │ ├── spfloat-zfh.edn │ │ ├── spfloat.edn │ │ ├── spfloat2-zfh.edn │ │ ├── spfloat2.edn │ │ ├── transformedatomicinst.edn │ │ ├── transformedloadinst.edn │ │ ├── transformedstoreinst.edn │ │ ├── transformedvmaccessinst.edn │ │ ├── trap-return.edn │ │ ├── u-immediate.edn │ │ ├── v-inst-table.edn │ │ ├── valu-format.edn │ │ ├── vcfg-format.edn │ │ ├── vfrec7.edn │ │ ├── vfrsqrt7.edn │ │ ├── vmem-format.edn │ │ ├── vtype-format.edn │ │ ├── wfi.edn │ │ ├── zifencei-ff.edn │ │ └── zihintpause-hint.edn ├── index.adoc ├── indirect-csr.adoc ├── intro.adoc ├── m-st-ext.adoc ├── machine.adoc ├── mm-alloy.adoc ├── mm-eplan.adoc ├── mm-formal.adoc ├── mm-herd.adoc ├── naming.adoc ├── priv-cfi.adoc ├── priv-csrs.adoc ├── priv-history.adoc ├── priv-insns.adoc ├── priv-intro.adoc ├── priv-preface.adoc ├── q-st-ext.adoc ├── rationale.adoc ├── resources │ └── riscv-spec.bib ├── riscv-privileged.adoc ├── riscv-unprivileged.adoc ├── rnmi.adoc ├── rv-32-64g.adoc ├── rv32.adoc ├── rv32e.adoc ├── rv64.adoc ├── rvwmo.adoc ├── scalar-crypto.adoc ├── smcdeleg.adoc ├── smcntrpmf.adoc ├── smctr.adoc ├── smdbltrp.adoc ├── smepmp.adoc ├── smstateen.adoc ├── sscofpmf.adoc ├── ssdbltrp.adoc ├── sstc.adoc ├── supervisor.adoc ├── svgnam.def ├── symbols.adoc ├── unpriv-cfi.adoc ├── v-st-ext.adoc ├── vector-crypto.adoc ├── vector-examples.adoc ├── zabha.adoc ├── zacas.adoc ├── zawrs.adoc ├── zc.adoc ├── zfa.adoc ├── zfh.adoc ├── zfinx.adoc ├── zicond.adoc ├── zicsr.adoc ├── zifencei.adoc ├── zihintntl.adoc ├── zihintpause.adoc ├── zilsd.adoc ├── zimop.adoc ├── zpm.adoc └── ztso-st-ext.adoc └── tagging_normative_rules.adoc /.github/dependabot.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/.github/dependabot.yml -------------------------------------------------------------------------------- /.github/workflows/check-ready-to-merge.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/.github/workflows/check-ready-to-merge.yml -------------------------------------------------------------------------------- /.github/workflows/isa-build.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/.github/workflows/isa-build.yml -------------------------------------------------------------------------------- /.github/workflows/merge-and-release.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/.github/workflows/merge-and-release.yml -------------------------------------------------------------------------------- /.github/workflows/pre-commit.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/.github/workflows/pre-commit.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- 1 | .DS_Store 2 | .*.swp 3 | .vscode 4 | /build/* 5 | /images/* 6 | -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/.gitmodules -------------------------------------------------------------------------------- /.pre-commit-config.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/.pre-commit-config.yaml -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/README.md -------------------------------------------------------------------------------- /antora.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/antora.yml -------------------------------------------------------------------------------- /dependencies/Gemfile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/dependencies/Gemfile -------------------------------------------------------------------------------- /dependencies/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/dependencies/README.md -------------------------------------------------------------------------------- /dependencies/apt_packages.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/dependencies/apt_packages.txt -------------------------------------------------------------------------------- /dependencies/package.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/dependencies/package.json -------------------------------------------------------------------------------- /marchid.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/marchid.md -------------------------------------------------------------------------------- /modules/ROOT/images/risc-v_logo.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/modules/ROOT/images/risc-v_logo.svg -------------------------------------------------------------------------------- /modules/ROOT/nav.adoc: -------------------------------------------------------------------------------- 1 | * xref:ROOT:index.adoc[] 2 | -------------------------------------------------------------------------------- /modules/ROOT/pages/index.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/modules/ROOT/pages/index.adoc -------------------------------------------------------------------------------- /modules/ROOT/resources: -------------------------------------------------------------------------------- 1 | ../../src/resources/ -------------------------------------------------------------------------------- /modules/biblio/nav.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/modules/biblio/nav.adoc -------------------------------------------------------------------------------- /modules/biblio/pages/bibliography.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/bibliography.adoc -------------------------------------------------------------------------------- /modules/priv/examples: -------------------------------------------------------------------------------- 1 | ../../src/example/ -------------------------------------------------------------------------------- /modules/priv/images: -------------------------------------------------------------------------------- 1 | ../../src/images/ -------------------------------------------------------------------------------- /modules/priv/nav.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/modules/priv/nav.adoc -------------------------------------------------------------------------------- /modules/priv/pages/hypervisor.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/hypervisor.adoc -------------------------------------------------------------------------------- /modules/priv/pages/indirect-csr.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/indirect-csr.adoc -------------------------------------------------------------------------------- /modules/priv/pages/machine.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/machine.adoc -------------------------------------------------------------------------------- /modules/priv/pages/priv-cfi.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/priv-cfi.adoc -------------------------------------------------------------------------------- /modules/priv/pages/priv-contributors.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/modules/priv/pages/priv-contributors.adoc -------------------------------------------------------------------------------- /modules/priv/pages/priv-csrs.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/priv-csrs.adoc -------------------------------------------------------------------------------- /modules/priv/pages/priv-history.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/priv-history.adoc -------------------------------------------------------------------------------- /modules/priv/pages/priv-index.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/modules/priv/pages/priv-index.adoc -------------------------------------------------------------------------------- /modules/priv/pages/priv-insns.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/priv-insns.adoc -------------------------------------------------------------------------------- /modules/priv/pages/priv-intro.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/priv-intro.adoc -------------------------------------------------------------------------------- /modules/priv/pages/priv-preface.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/priv-preface.adoc -------------------------------------------------------------------------------- /modules/priv/pages/rnmi.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/rnmi.adoc -------------------------------------------------------------------------------- /modules/priv/pages/smcdeleg.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/smcdeleg.adoc -------------------------------------------------------------------------------- /modules/priv/pages/smcntrpmf.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/smcntrpmf.adoc -------------------------------------------------------------------------------- /modules/priv/pages/smctr.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/smctr.adoc -------------------------------------------------------------------------------- /modules/priv/pages/smdbltrp.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/smdbltrp.adoc -------------------------------------------------------------------------------- /modules/priv/pages/smepmp.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/smepmp.adoc -------------------------------------------------------------------------------- /modules/priv/pages/smstateen.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/smstateen.adoc -------------------------------------------------------------------------------- /modules/priv/pages/sscofpmf.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/sscofpmf.adoc -------------------------------------------------------------------------------- /modules/priv/pages/ssdbltrp.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/ssdbltrp.adoc -------------------------------------------------------------------------------- /modules/priv/pages/sstc.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/sstc.adoc -------------------------------------------------------------------------------- /modules/priv/pages/supervisor.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/supervisor.adoc -------------------------------------------------------------------------------- /modules/priv/pages/zpm.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zpm.adoc -------------------------------------------------------------------------------- /modules/priv/partials/bytefield: -------------------------------------------------------------------------------- 1 | ../../../src/images/bytefield/ -------------------------------------------------------------------------------- /modules/priv/partials/wavedrom: -------------------------------------------------------------------------------- 1 | ../../../src/images/wavedrom/ -------------------------------------------------------------------------------- /modules/unpriv/examples: -------------------------------------------------------------------------------- 1 | ../../src/example/ -------------------------------------------------------------------------------- /modules/unpriv/images: -------------------------------------------------------------------------------- 1 | ../../src/images/ -------------------------------------------------------------------------------- /modules/unpriv/nav.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/modules/unpriv/nav.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/a-st-ext.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/a-st-ext.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/b-st-ext.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/b-st-ext.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/bfloat16.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/bfloat16.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/c-st-ext.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/c-st-ext.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/calling-convention.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/calling-convention.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/cmo.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/cmo.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/colophon.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/colophon.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/counters.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/counters.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/d-st-ext.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/d-st-ext.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/f-st-ext.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/f-st-ext.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/intro.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/intro.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/m-st-ext.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/m-st-ext.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/mm-eplan.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/mm-eplan.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/mm-formal.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/mm-formal.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/naming.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/naming.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/q-st-ext.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/q-st-ext.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/rv-32-64g.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/rv-32-64g.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/rv32.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/rv32.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/rv32e.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/rv32e.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/rv64.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/rv64.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/rvwmo.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/rvwmo.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/scalar-crypto.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/scalar-crypto.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/unpriv-cfi.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/unpriv-cfi.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/unpriv-contributors.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/modules/unpriv/pages/unpriv-contributors.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/unpriv-index.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/modules/unpriv/pages/unpriv-index.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/v-st-ext.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/v-st-ext.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/vector-crypto.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/vector-crypto.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zabha.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zabha.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zacas.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zacas.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zawrs.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zawrs.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zc.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zc.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zfa.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zfa.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zfh.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zfh.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zfinx.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zfinx.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zicond.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zicond.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zicsr.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zicsr.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zifencei.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zifencei.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zihintntl.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zihintntl.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zihintpause.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zihintpause.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/zimop.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/zimop.adoc -------------------------------------------------------------------------------- /modules/unpriv/pages/ztso-st-ext.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/ztso-st-ext.adoc -------------------------------------------------------------------------------- /modules/unpriv/partials/bytefield: -------------------------------------------------------------------------------- 1 | ../../../src/images/bytefield/ -------------------------------------------------------------------------------- /modules/unpriv/partials/fraclmul.adoc: -------------------------------------------------------------------------------- 1 | ../../../src/fraclmul.adoc -------------------------------------------------------------------------------- /modules/unpriv/partials/graphviz: -------------------------------------------------------------------------------- 1 | ../../../src/images/graphviz/ -------------------------------------------------------------------------------- /modules/unpriv/partials/wavedrom: -------------------------------------------------------------------------------- 1 | ../../../src/images/wavedrom/ -------------------------------------------------------------------------------- /normative_rule_defs/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/normative_rule_defs/README.md -------------------------------------------------------------------------------- /normative_rule_defs/m-st-ext.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/normative_rule_defs/m-st-ext.yaml -------------------------------------------------------------------------------- /normative_rule_defs/machine.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/normative_rule_defs/machine.yaml -------------------------------------------------------------------------------- /normative_rule_defs/rv-32-64g.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/normative_rule_defs/rv-32-64g.yaml -------------------------------------------------------------------------------- /normative_rule_defs/rv32.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/normative_rule_defs/rv32.yaml -------------------------------------------------------------------------------- /normative_rule_defs/rv64.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/normative_rule_defs/rv64.yaml -------------------------------------------------------------------------------- /normative_rule_defs/zilsd.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/normative_rule_defs/zilsd.yaml -------------------------------------------------------------------------------- /src/a-st-ext.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/a-st-ext.adoc -------------------------------------------------------------------------------- /src/b-st-ext.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/b-st-ext.adoc -------------------------------------------------------------------------------- /src/bfloat16.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/bfloat16.adoc -------------------------------------------------------------------------------- /src/bibliography.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/bibliography.adoc -------------------------------------------------------------------------------- /src/c-st-ext.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/c-st-ext.adoc -------------------------------------------------------------------------------- /src/calling-convention.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/calling-convention.adoc -------------------------------------------------------------------------------- /src/cmo.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/cmo.adoc -------------------------------------------------------------------------------- /src/colophon.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/colophon.adoc -------------------------------------------------------------------------------- /src/counters.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/counters.adoc -------------------------------------------------------------------------------- /src/d-st-ext.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/d-st-ext.adoc -------------------------------------------------------------------------------- /src/example/memcpy.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/example/memcpy.s -------------------------------------------------------------------------------- /src/example/saxpy.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/example/saxpy.s -------------------------------------------------------------------------------- /src/example/sgemm.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/example/sgemm.S -------------------------------------------------------------------------------- /src/example/strcmp.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/example/strcmp.s -------------------------------------------------------------------------------- /src/example/strcpy.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/example/strcpy.s -------------------------------------------------------------------------------- /src/example/strlen.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/example/strlen.s -------------------------------------------------------------------------------- /src/example/strncpy.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/example/strncpy.s -------------------------------------------------------------------------------- /src/example/vvaddint32.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/example/vvaddint32.s -------------------------------------------------------------------------------- /src/f-st-ext.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/f-st-ext.adoc -------------------------------------------------------------------------------- /src/fraclmul.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/fraclmul.adoc -------------------------------------------------------------------------------- /src/hypervisor.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/hypervisor.adoc -------------------------------------------------------------------------------- /src/images/.gitignore: -------------------------------------------------------------------------------- 1 | stem*.svg 2 | -------------------------------------------------------------------------------- /src/images/backpage.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/backpage.png -------------------------------------------------------------------------------- /src/images/base-unpriv-reg-state.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/base-unpriv-reg-state.png -------------------------------------------------------------------------------- /src/images/bytefield/counteren.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/counteren.edn -------------------------------------------------------------------------------- /src/images/bytefield/counterinh.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/counterinh.edn -------------------------------------------------------------------------------- /src/images/bytefield/cust-sys-instr.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/cust-sys-instr.edn -------------------------------------------------------------------------------- /src/images/bytefield/epcreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/epcreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/hcounterenreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hcounterenreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/hedelegreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hedelegreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/hgeiereg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hgeiereg.edn -------------------------------------------------------------------------------- /src/images/bytefield/hgeipreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hgeipreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/hidelegreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hidelegreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/hiereg-standard.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hiereg-standard.edn -------------------------------------------------------------------------------- /src/images/bytefield/hiereg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hiereg.edn -------------------------------------------------------------------------------- /src/images/bytefield/hipreg-standard.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hipreg-standard.edn -------------------------------------------------------------------------------- /src/images/bytefield/hipreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hipreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/hpmevents.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hpmevents.edn -------------------------------------------------------------------------------- /src/images/bytefield/htimedelta.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/htimedelta.edn -------------------------------------------------------------------------------- /src/images/bytefield/htimedeltah.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/htimedeltah.edn -------------------------------------------------------------------------------- /src/images/bytefield/htinstreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/htinstreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/htvalreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/htvalreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/hvipreg-standard.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hvipreg-standard.edn -------------------------------------------------------------------------------- /src/images/bytefield/hvipreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hvipreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/hypv-miereg-standard.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hypv-miereg-standard.edn -------------------------------------------------------------------------------- /src/images/bytefield/hypv-mipreg-standard.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hypv-mipreg-standard.edn -------------------------------------------------------------------------------- /src/images/bytefield/hypv-mstatus.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hypv-mstatus.edn -------------------------------------------------------------------------------- /src/images/bytefield/hypv-mstatush.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/hypv-mstatush.edn -------------------------------------------------------------------------------- /src/images/bytefield/marchid.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/marchid.edn -------------------------------------------------------------------------------- /src/images/bytefield/mcausereg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mcausereg.edn -------------------------------------------------------------------------------- /src/images/bytefield/mconfigptrreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mconfigptrreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/medeleg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/medeleg.edn -------------------------------------------------------------------------------- /src/images/bytefield/mepcreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mepcreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/mhartid.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mhartid.edn -------------------------------------------------------------------------------- /src/images/bytefield/mideleg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mideleg.edn -------------------------------------------------------------------------------- /src/images/bytefield/miereg-standard.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/miereg-standard.edn -------------------------------------------------------------------------------- /src/images/bytefield/mimpid.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mimpid.edn -------------------------------------------------------------------------------- /src/images/bytefield/mipreg-standard.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mipreg-standard.edn -------------------------------------------------------------------------------- /src/images/bytefield/misareg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/misareg.edn -------------------------------------------------------------------------------- /src/images/bytefield/mncause.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mncause.edn -------------------------------------------------------------------------------- /src/images/bytefield/mnepc.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mnepc.edn -------------------------------------------------------------------------------- /src/images/bytefield/mnscratch.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mnscratch.edn -------------------------------------------------------------------------------- /src/images/bytefield/mnstatus.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mnstatus.edn -------------------------------------------------------------------------------- /src/images/bytefield/mscratch.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mscratch.edn -------------------------------------------------------------------------------- /src/images/bytefield/mtime.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mtime.edn -------------------------------------------------------------------------------- /src/images/bytefield/mtimecmp.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mtimecmp.edn -------------------------------------------------------------------------------- /src/images/bytefield/mtinstreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mtinstreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/mtval2reg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mtval2reg.edn -------------------------------------------------------------------------------- /src/images/bytefield/mtvalreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mtvalreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/mtvec.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mtvec.edn -------------------------------------------------------------------------------- /src/images/bytefield/mvendorid.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/mvendorid.edn -------------------------------------------------------------------------------- /src/images/bytefield/pmp-rv32.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/pmp-rv32.edn -------------------------------------------------------------------------------- /src/images/bytefield/pmp-rv64.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/pmp-rv64.edn -------------------------------------------------------------------------------- /src/images/bytefield/pmpaddr-rv32.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/pmpaddr-rv32.edn -------------------------------------------------------------------------------- /src/images/bytefield/pmpaddr-rv64.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/pmpaddr-rv64.edn -------------------------------------------------------------------------------- /src/images/bytefield/pmpcfg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/pmpcfg.edn -------------------------------------------------------------------------------- /src/images/bytefield/priv-instr-set.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/priv-instr-set.edn -------------------------------------------------------------------------------- /src/images/bytefield/rv32hgatp.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/rv32hgatp.edn -------------------------------------------------------------------------------- /src/images/bytefield/rv32satp.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/rv32satp.edn -------------------------------------------------------------------------------- /src/images/bytefield/rv32vsatpreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/rv32vsatpreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/rv64hgatp.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/rv64hgatp.edn -------------------------------------------------------------------------------- /src/images/bytefield/rv64satp.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/rv64satp.edn -------------------------------------------------------------------------------- /src/images/bytefield/rv64vsatpreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/rv64vsatpreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/rvc-instr-quad0.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/rvc-instr-quad0.edn -------------------------------------------------------------------------------- /src/images/bytefield/rvc-instr-quad1.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/rvc-instr-quad1.edn -------------------------------------------------------------------------------- /src/images/bytefield/rvc-instr-quad2.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/rvc-instr-quad2.edn -------------------------------------------------------------------------------- /src/images/bytefield/scausereg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/scausereg.edn -------------------------------------------------------------------------------- /src/images/bytefield/scounteren.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/scounteren.edn -------------------------------------------------------------------------------- /src/images/bytefield/sie.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sie.edn -------------------------------------------------------------------------------- /src/images/bytefield/siereg-standard.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/siereg-standard.edn -------------------------------------------------------------------------------- /src/images/bytefield/sip.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sip.edn -------------------------------------------------------------------------------- /src/images/bytefield/sipreg-standard.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sipreg-standard.edn -------------------------------------------------------------------------------- /src/images/bytefield/sscratch.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sscratch.edn -------------------------------------------------------------------------------- /src/images/bytefield/stvalreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/stvalreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/stvec.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/stvec.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv32pa.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv32pa.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv32pte.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv32pte.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv32va.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv32va.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv32x4va.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv32x4va.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv39pa.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv39pa.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv39pte.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv39pte.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv39va.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv39va.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv39x4va.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv39x4va.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv48pa.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv48pa.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv48pte.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv48pte.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv48va.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv48va.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv48x4va.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv48x4va.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv57pa.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv57pa.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv57pte.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv57pte.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv57va.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv57va.edn -------------------------------------------------------------------------------- /src/images/bytefield/sv57x4va.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/sv57x4va.edn -------------------------------------------------------------------------------- /src/images/bytefield/vscausereg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/vscausereg.edn -------------------------------------------------------------------------------- /src/images/bytefield/vsepcreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/vsepcreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/vsiereg-standard.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/vsiereg-standard.edn -------------------------------------------------------------------------------- /src/images/bytefield/vsiereg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/vsiereg.edn -------------------------------------------------------------------------------- /src/images/bytefield/vsipreg-standard.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/vsipreg-standard.edn -------------------------------------------------------------------------------- /src/images/bytefield/vsipreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/vsipreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/vsscratchreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/vsscratchreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/vsstatusreg-rv32.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/vsstatusreg-rv32.edn -------------------------------------------------------------------------------- /src/images/bytefield/vsstatusreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/vsstatusreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/vstvalreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/vstvalreg.edn -------------------------------------------------------------------------------- /src/images/bytefield/vstvecreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/bytefield/vstvecreg.edn -------------------------------------------------------------------------------- /src/images/draft.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/draft.png -------------------------------------------------------------------------------- /src/images/es_dataflow.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/es_dataflow.svg -------------------------------------------------------------------------------- /src/images/es_noisetest.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/es_noisetest.svg -------------------------------------------------------------------------------- /src/images/es_state.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/es_state.svg -------------------------------------------------------------------------------- /src/images/graphviz/litmus_addrpo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_addrpo.png -------------------------------------------------------------------------------- /src/images/graphviz/litmus_addrpo.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_addrpo.txt -------------------------------------------------------------------------------- /src/images/graphviz/litmus_datacoirfi.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_datacoirfi.png -------------------------------------------------------------------------------- /src/images/graphviz/litmus_datacoirfi.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_datacoirfi.txt -------------------------------------------------------------------------------- /src/images/graphviz/litmus_datarfi.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_datarfi.png -------------------------------------------------------------------------------- /src/images/graphviz/litmus_datarfi.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_datarfi.txt -------------------------------------------------------------------------------- /src/images/graphviz/litmus_lb_lrsc.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_lb_lrsc.png -------------------------------------------------------------------------------- /src/images/graphviz/litmus_lb_lrsc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_lb_lrsc.txt -------------------------------------------------------------------------------- /src/images/graphviz/litmus_mp_fenceww_fri_rfi_addr.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_mp_fenceww_fri_rfi_addr.png -------------------------------------------------------------------------------- /src/images/graphviz/litmus_mp_fenceww_fri_rfi_addr.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_mp_fenceww_fri_rfi_addr.txt -------------------------------------------------------------------------------- /src/images/graphviz/litmus_ppoca.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_ppoca.png -------------------------------------------------------------------------------- /src/images/graphviz/litmus_ppoca.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_ppoca.txt -------------------------------------------------------------------------------- /src/images/graphviz/litmus_rsw.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_rsw.png -------------------------------------------------------------------------------- /src/images/graphviz/litmus_rsw.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_rsw.txt -------------------------------------------------------------------------------- /src/images/graphviz/litmus_sample.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_sample.adoc -------------------------------------------------------------------------------- /src/images/graphviz/litmus_sample.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_sample.png -------------------------------------------------------------------------------- /src/images/graphviz/litmus_sample.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_sample.txt -------------------------------------------------------------------------------- /src/images/graphviz/litmus_sb_fwd.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_sb_fwd.png -------------------------------------------------------------------------------- /src/images/graphviz/litmus_sb_fwd.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_sb_fwd.txt -------------------------------------------------------------------------------- /src/images/graphviz/litmus_subsumption.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_subsumption.png -------------------------------------------------------------------------------- /src/images/graphviz/litmus_subsumption.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/graphviz/litmus_subsumption.txt -------------------------------------------------------------------------------- /src/images/image_placeholder.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/image_placeholder.png -------------------------------------------------------------------------------- /src/images/png/misareg.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/png/misareg.png -------------------------------------------------------------------------------- /src/images/png/mvendorid.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/png/mvendorid.png -------------------------------------------------------------------------------- /src/images/png/privimps.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/png/privimps.png -------------------------------------------------------------------------------- /src/images/risc-v_logo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/risc-v_logo.png -------------------------------------------------------------------------------- /src/images/riscv-horizontal-color.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/riscv-horizontal-color.svg -------------------------------------------------------------------------------- /src/images/smepmp-visual-representation.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/smepmp-visual-representation.png -------------------------------------------------------------------------------- /src/images/wavedrom/atomic-mem.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/atomic-mem.edn -------------------------------------------------------------------------------- /src/images/wavedrom/b-immediate.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/b-immediate.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-andi.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-andi.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-breakpoint-instr.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-breakpoint-instr.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-cb-format-ls.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-cb-format-ls.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-ci.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-ci.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-ciw.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-ciw.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-cj-format-ls.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-cj-format-ls.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-cr-format-ls.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-cr-format-ls.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-cs-format-ls.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-cs-format-ls.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-def-illegal-inst.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-def-illegal-inst.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-int-reg-immed.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-int-reg-immed.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-int-reg-to-reg-ca-format.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-int-reg-to-reg-ca-format.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-int-reg-to-reg-cr-format.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-int-reg-to-reg-cr-format.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-integer-const-gen.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-integer-const-gen.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-mop.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-mop.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-nop-instr.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-nop-instr.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-sp-load-store-css.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-sp-load-store-css.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-sp-load-store.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-sp-load-store.edn -------------------------------------------------------------------------------- /src/images/wavedrom/c-srli-srai.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/c-srli-srai.edn -------------------------------------------------------------------------------- /src/images/wavedrom/counters-diag.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/counters-diag.edn -------------------------------------------------------------------------------- /src/images/wavedrom/cr-register.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/cr-register.edn -------------------------------------------------------------------------------- /src/images/wavedrom/csr-instr.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/csr-instr.edn -------------------------------------------------------------------------------- /src/images/wavedrom/ct-conditional.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/ct-conditional.edn -------------------------------------------------------------------------------- /src/images/wavedrom/ct-unconditional-2.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/ct-unconditional-2.edn -------------------------------------------------------------------------------- /src/images/wavedrom/ct-unconditional.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/ct-unconditional.edn -------------------------------------------------------------------------------- /src/images/wavedrom/d-xwwx.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/d-xwwx.edn -------------------------------------------------------------------------------- /src/images/wavedrom/division-op.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/division-op.edn -------------------------------------------------------------------------------- /src/images/wavedrom/double-fl-class.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/double-fl-class.edn -------------------------------------------------------------------------------- /src/images/wavedrom/double-fl-compare.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/double-fl-compare.edn -------------------------------------------------------------------------------- /src/images/wavedrom/double-fl-compute.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/double-fl-compute.edn -------------------------------------------------------------------------------- /src/images/wavedrom/double-fl-convert-mv.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/double-fl-convert-mv.edn -------------------------------------------------------------------------------- /src/images/wavedrom/double-ls.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/double-ls.edn -------------------------------------------------------------------------------- /src/images/wavedrom/env-call-breakpoint.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/env-call-breakpoint.edn -------------------------------------------------------------------------------- /src/images/wavedrom/fcvt-sd-ds.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/fcvt-sd-ds.edn -------------------------------------------------------------------------------- /src/images/wavedrom/float-csr.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/float-csr.edn -------------------------------------------------------------------------------- /src/images/wavedrom/flt-pt-to-int-move.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/flt-pt-to-int-move.edn -------------------------------------------------------------------------------- /src/images/wavedrom/flt-to-flt-sgn-inj-instr.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/flt-to-flt-sgn-inj-instr.edn -------------------------------------------------------------------------------- /src/images/wavedrom/fsjgnjnx-d.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/fsjgnjnx-d.edn -------------------------------------------------------------------------------- /src/images/wavedrom/half-ls.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/half-ls.edn -------------------------------------------------------------------------------- /src/images/wavedrom/half-pr-flt-pt-class.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/half-pr-flt-pt-class.edn -------------------------------------------------------------------------------- /src/images/wavedrom/half-pr-flt-pt-compare.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/half-pr-flt-pt-compare.edn -------------------------------------------------------------------------------- /src/images/wavedrom/half-prec-conv-and-mv.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/half-prec-conv-and-mv.edn -------------------------------------------------------------------------------- /src/images/wavedrom/half-prec-flpt-to-flpt-conv.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/half-prec-flpt-to-flpt-conv.edn -------------------------------------------------------------------------------- /src/images/wavedrom/hinvalgvma.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/hinvalgvma.edn -------------------------------------------------------------------------------- /src/images/wavedrom/hinvalvvma.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/hinvalvvma.edn -------------------------------------------------------------------------------- /src/images/wavedrom/hypv-mm-fence.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/hypv-mm-fence.edn -------------------------------------------------------------------------------- /src/images/wavedrom/hypv-virt-load-and-store.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/hypv-virt-load-and-store.edn -------------------------------------------------------------------------------- /src/images/wavedrom/i-immediate.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/i-immediate.edn -------------------------------------------------------------------------------- /src/images/wavedrom/immediate-variants.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/immediate-variants.edn -------------------------------------------------------------------------------- /src/images/wavedrom/immediate.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/immediate.edn -------------------------------------------------------------------------------- /src/images/wavedrom/instruction-formats.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/instruction-formats.edn -------------------------------------------------------------------------------- /src/images/wavedrom/int-comp-lui-aiupc.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/int-comp-lui-aiupc.edn -------------------------------------------------------------------------------- /src/images/wavedrom/int-comp-slli-srli-srai.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/int-comp-slli-srli-srai.edn -------------------------------------------------------------------------------- /src/images/wavedrom/int-reg-reg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/int-reg-reg.edn -------------------------------------------------------------------------------- /src/images/wavedrom/integer-computational.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/integer-computational.edn -------------------------------------------------------------------------------- /src/images/wavedrom/j-immediate.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/j-immediate.edn -------------------------------------------------------------------------------- /src/images/wavedrom/load-reserve-st-conditional.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/load-reserve-st-conditional.edn -------------------------------------------------------------------------------- /src/images/wavedrom/load-store.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/load-store.edn -------------------------------------------------------------------------------- /src/images/wavedrom/m-st-ext-for-int-mult.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/m-st-ext-for-int-mult.edn -------------------------------------------------------------------------------- /src/images/wavedrom/mem-order.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/mem-order.edn -------------------------------------------------------------------------------- /src/images/wavedrom/menvcfgreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/menvcfgreg.edn -------------------------------------------------------------------------------- /src/images/wavedrom/mm-env-call.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/mm-env-call.edn -------------------------------------------------------------------------------- /src/images/wavedrom/mop-r.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/mop-r.edn -------------------------------------------------------------------------------- /src/images/wavedrom/mop-rr.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/mop-rr.edn -------------------------------------------------------------------------------- /src/images/wavedrom/mseccfg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/mseccfg.edn -------------------------------------------------------------------------------- /src/images/wavedrom/mstatushreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/mstatushreg.edn -------------------------------------------------------------------------------- /src/images/wavedrom/mstatusreg-rv321.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/mstatusreg-rv321.edn -------------------------------------------------------------------------------- /src/images/wavedrom/mstatusreg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/mstatusreg.edn -------------------------------------------------------------------------------- /src/images/wavedrom/nop.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/nop.edn -------------------------------------------------------------------------------- /src/images/wavedrom/quad-cnvrt-intch-xqqx.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/quad-cnvrt-intch-xqqx.edn -------------------------------------------------------------------------------- /src/images/wavedrom/quad-cnvrt-mv.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/quad-cnvrt-mv.edn -------------------------------------------------------------------------------- /src/images/wavedrom/quad-cnvt-interchange.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/quad-cnvt-interchange.edn -------------------------------------------------------------------------------- /src/images/wavedrom/quad-compute.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/quad-compute.edn -------------------------------------------------------------------------------- /src/images/wavedrom/quad-float-clssfy.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/quad-float-clssfy.edn -------------------------------------------------------------------------------- /src/images/wavedrom/quad-float-compare.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/quad-float-compare.edn -------------------------------------------------------------------------------- /src/images/wavedrom/quad-ls.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/quad-ls.edn -------------------------------------------------------------------------------- /src/images/wavedrom/reg-based-ldnstr.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/reg-based-ldnstr.edn -------------------------------------------------------------------------------- /src/images/wavedrom/rv64-lui-auipc.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/rv64-lui-auipc.edn -------------------------------------------------------------------------------- /src/images/wavedrom/rv64i-base-int.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/rv64i-base-int.edn -------------------------------------------------------------------------------- /src/images/wavedrom/rv64i-int-reg-reg.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/rv64i-int-reg-reg.edn -------------------------------------------------------------------------------- /src/images/wavedrom/rv64i-slli.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/rv64i-slli.edn -------------------------------------------------------------------------------- /src/images/wavedrom/rv64i-slliw.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/rv64i-slliw.edn -------------------------------------------------------------------------------- /src/images/wavedrom/s-immediate.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/s-immediate.edn -------------------------------------------------------------------------------- /src/images/wavedrom/sfenceinvalir.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/sfenceinvalir.edn -------------------------------------------------------------------------------- /src/images/wavedrom/sfencevma.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/sfencevma.edn -------------------------------------------------------------------------------- /src/images/wavedrom/sfencewinval.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/sfencewinval.edn -------------------------------------------------------------------------------- /src/images/wavedrom/sinvalvma.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/sinvalvma.edn -------------------------------------------------------------------------------- /src/images/wavedrom/sp-load-store-2.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/sp-load-store-2.edn -------------------------------------------------------------------------------- /src/images/wavedrom/sp-load-store.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/sp-load-store.edn -------------------------------------------------------------------------------- /src/images/wavedrom/spfloat-classify.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/spfloat-classify.edn -------------------------------------------------------------------------------- /src/images/wavedrom/spfloat-cn-cmp.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/spfloat-cn-cmp.edn -------------------------------------------------------------------------------- /src/images/wavedrom/spfloat-comp.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/spfloat-comp.edn -------------------------------------------------------------------------------- /src/images/wavedrom/spfloat-mv.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/spfloat-mv.edn -------------------------------------------------------------------------------- /src/images/wavedrom/spfloat-sign-inj.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/spfloat-sign-inj.edn -------------------------------------------------------------------------------- /src/images/wavedrom/spfloat-zfh.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/spfloat-zfh.edn -------------------------------------------------------------------------------- /src/images/wavedrom/spfloat.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/spfloat.edn -------------------------------------------------------------------------------- /src/images/wavedrom/spfloat2-zfh.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/spfloat2-zfh.edn -------------------------------------------------------------------------------- /src/images/wavedrom/spfloat2.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/spfloat2.edn -------------------------------------------------------------------------------- /src/images/wavedrom/transformedatomicinst.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/transformedatomicinst.edn -------------------------------------------------------------------------------- /src/images/wavedrom/transformedloadinst.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/transformedloadinst.edn -------------------------------------------------------------------------------- /src/images/wavedrom/transformedstoreinst.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/transformedstoreinst.edn -------------------------------------------------------------------------------- /src/images/wavedrom/transformedvmaccessinst.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/transformedvmaccessinst.edn -------------------------------------------------------------------------------- /src/images/wavedrom/trap-return.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/trap-return.edn -------------------------------------------------------------------------------- /src/images/wavedrom/u-immediate.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/u-immediate.edn -------------------------------------------------------------------------------- /src/images/wavedrom/v-inst-table.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/v-inst-table.edn -------------------------------------------------------------------------------- /src/images/wavedrom/valu-format.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/valu-format.edn -------------------------------------------------------------------------------- /src/images/wavedrom/vcfg-format.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/vcfg-format.edn -------------------------------------------------------------------------------- /src/images/wavedrom/vfrec7.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/vfrec7.edn -------------------------------------------------------------------------------- /src/images/wavedrom/vfrsqrt7.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/vfrsqrt7.edn -------------------------------------------------------------------------------- /src/images/wavedrom/vmem-format.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/vmem-format.edn -------------------------------------------------------------------------------- /src/images/wavedrom/vtype-format.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/vtype-format.edn -------------------------------------------------------------------------------- /src/images/wavedrom/wfi.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/wfi.edn -------------------------------------------------------------------------------- /src/images/wavedrom/zifencei-ff.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/zifencei-ff.edn -------------------------------------------------------------------------------- /src/images/wavedrom/zihintpause-hint.edn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/images/wavedrom/zihintpause-hint.edn -------------------------------------------------------------------------------- /src/index.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/index.adoc -------------------------------------------------------------------------------- /src/indirect-csr.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/indirect-csr.adoc -------------------------------------------------------------------------------- /src/intro.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/intro.adoc -------------------------------------------------------------------------------- /src/m-st-ext.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/m-st-ext.adoc -------------------------------------------------------------------------------- /src/machine.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/machine.adoc -------------------------------------------------------------------------------- /src/mm-alloy.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/mm-alloy.adoc -------------------------------------------------------------------------------- /src/mm-eplan.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/mm-eplan.adoc -------------------------------------------------------------------------------- /src/mm-formal.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/mm-formal.adoc -------------------------------------------------------------------------------- /src/mm-herd.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/mm-herd.adoc -------------------------------------------------------------------------------- /src/naming.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/naming.adoc -------------------------------------------------------------------------------- /src/priv-cfi.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/priv-cfi.adoc -------------------------------------------------------------------------------- /src/priv-csrs.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/priv-csrs.adoc -------------------------------------------------------------------------------- /src/priv-history.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/priv-history.adoc -------------------------------------------------------------------------------- /src/priv-insns.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/priv-insns.adoc -------------------------------------------------------------------------------- /src/priv-intro.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/priv-intro.adoc -------------------------------------------------------------------------------- /src/priv-preface.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/priv-preface.adoc -------------------------------------------------------------------------------- /src/q-st-ext.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/q-st-ext.adoc -------------------------------------------------------------------------------- /src/rationale.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/rationale.adoc -------------------------------------------------------------------------------- /src/resources/riscv-spec.bib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/resources/riscv-spec.bib -------------------------------------------------------------------------------- /src/riscv-privileged.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/riscv-privileged.adoc -------------------------------------------------------------------------------- /src/riscv-unprivileged.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/riscv-unprivileged.adoc -------------------------------------------------------------------------------- /src/rnmi.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/rnmi.adoc -------------------------------------------------------------------------------- /src/rv-32-64g.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/rv-32-64g.adoc -------------------------------------------------------------------------------- /src/rv32.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/rv32.adoc -------------------------------------------------------------------------------- /src/rv32e.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/rv32e.adoc -------------------------------------------------------------------------------- /src/rv64.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/rv64.adoc -------------------------------------------------------------------------------- /src/rvwmo.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/rvwmo.adoc -------------------------------------------------------------------------------- /src/scalar-crypto.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/scalar-crypto.adoc -------------------------------------------------------------------------------- /src/smcdeleg.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/smcdeleg.adoc -------------------------------------------------------------------------------- /src/smcntrpmf.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/smcntrpmf.adoc -------------------------------------------------------------------------------- /src/smctr.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/smctr.adoc -------------------------------------------------------------------------------- /src/smdbltrp.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/smdbltrp.adoc -------------------------------------------------------------------------------- /src/smepmp.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/smepmp.adoc -------------------------------------------------------------------------------- /src/smstateen.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/smstateen.adoc -------------------------------------------------------------------------------- /src/sscofpmf.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/sscofpmf.adoc -------------------------------------------------------------------------------- /src/ssdbltrp.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/ssdbltrp.adoc -------------------------------------------------------------------------------- /src/sstc.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/sstc.adoc -------------------------------------------------------------------------------- /src/supervisor.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/supervisor.adoc -------------------------------------------------------------------------------- /src/svgnam.def: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/svgnam.def -------------------------------------------------------------------------------- /src/symbols.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/symbols.adoc -------------------------------------------------------------------------------- /src/unpriv-cfi.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/unpriv-cfi.adoc -------------------------------------------------------------------------------- /src/v-st-ext.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/v-st-ext.adoc -------------------------------------------------------------------------------- /src/vector-crypto.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/vector-crypto.adoc -------------------------------------------------------------------------------- /src/vector-examples.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/vector-examples.adoc -------------------------------------------------------------------------------- /src/zabha.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zabha.adoc -------------------------------------------------------------------------------- /src/zacas.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zacas.adoc -------------------------------------------------------------------------------- /src/zawrs.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zawrs.adoc -------------------------------------------------------------------------------- /src/zc.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zc.adoc -------------------------------------------------------------------------------- /src/zfa.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zfa.adoc -------------------------------------------------------------------------------- /src/zfh.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zfh.adoc -------------------------------------------------------------------------------- /src/zfinx.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zfinx.adoc -------------------------------------------------------------------------------- /src/zicond.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zicond.adoc -------------------------------------------------------------------------------- /src/zicsr.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zicsr.adoc -------------------------------------------------------------------------------- /src/zifencei.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zifencei.adoc -------------------------------------------------------------------------------- /src/zihintntl.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zihintntl.adoc -------------------------------------------------------------------------------- /src/zihintpause.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zihintpause.adoc -------------------------------------------------------------------------------- /src/zilsd.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zilsd.adoc -------------------------------------------------------------------------------- /src/zimop.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zimop.adoc -------------------------------------------------------------------------------- /src/zpm.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/zpm.adoc -------------------------------------------------------------------------------- /src/ztso-st-ext.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/src/ztso-st-ext.adoc -------------------------------------------------------------------------------- /tagging_normative_rules.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscv/riscv-isa-manual/HEAD/tagging_normative_rules.adoc --------------------------------------------------------------------------------