├── .README.md.swp ├── CONTRIBUTING.md └── README.md /.README.md.swp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/riscvarchive/riscv-cores-list/d1165434ede91b29779bcc75f814d0bce30829e7/.README.md.swp -------------------------------------------------------------------------------- /CONTRIBUTING.md: -------------------------------------------------------------------------------- 1 | # Contribution guidelines 2 | 3 | The current guidelines for an entry to be accepted to the list are: 4 | 5 | 1) provide all data needed for the relevant table 6 | 2) have a distinguishable name 7 | 3) have a fleshed out README file / documentation / product page / website which describes the core/platform/SoC 8 | 4) be possible to reproduce / use by third parties by either: 9 | 10 | * being available for purchase from a commercial entity (especially for ASICs) 11 | * providing instructions how to run it on an FPGA platform 12 | * providing instructions how to run it in simulation 13 | -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- 1 | # THIS PAGE IS NOW ARCHIVED - to make any additions or changes, please send email to content@riscv.org 2 | 3 | # RISC-V Cores and SoC Overview 4 | 5 | This document captures the status of various cores and SoCs that endeavor to implement the RISC-V specification. Note that none of these cores/SoCs have passed the in-development RISC-V compliance suite. 6 | 7 | Please add to the list and fix inaccuracies - see our [CONTRIBUTING file](https://github.com/riscv/riscv-cores-list/blob/master/CONTRIBUTING.md) for details. 8 | 9 | ## Cores 10 | 11 | Name | Supplier | Links | Capability | Priv. spec | User spec | Primary Language | License 12 | ---- | -------- | ----- | ---------- | ---------- | --------- | ---------------- | ------- 13 | Avispado | SemiDynamics | [Website](https://semidynamics.com/products/avispado) | RV64 | 1.10 | RV64GC, 2.2, multicore, V-ready | SystemVerilog | Commercial License 14 | Atrevido | SemiDynamics | [Website](https://semidynamics.com/products/atrevido) | RV64 | 1.10 | RV64GC, 2.2, multicore, V-ready | SystemVerilog | Commercial License 15 | RV32EC_P2 | IQonIC Works | [Website](http://iqonicworks.com/risc-v-ip/) | RV32 | 1.11 | RV32E[M]C/RV32I[M]C | SystemVerilog | IQonIC Works Commercial License 16 | RV32IC_P5 | IQonIC Works | [Website](http://iqonicworks.com/risc-v-ip/) | RV32 | 1.11 | RV32I[M][N][A]C | SystemVerilog | IQonIC Works Commercial License 17 | RV32EC_FMP5 | IQonIC Works | [Website](http://iqonicworks.com/risc-v-ip/) | RV32 | Custom | RV32EC | SystemVerilog | IQonIC Works Commercial License 18 | rocket | SiFive, UCB Bar| [GitHub](https://github.com/freechipsproject/rocket-chip) | RV32 | 1.11-draft | 2.3-draft | Chisel | BSD 19 | freedom | SiFive | [GitHub](https://github.com/sifive/freedom) | RV32,RV64 | 1.11-draft | 2.3-draft | Chisel | BSD 20 | Berkeley Out-of-Order Machine (BOOM) | UCB BAR | [Website](https://boom-core.org/),[GitHub](https://github.com/riscv-boom/riscv-boom) | RV64 | 1.11-draft | 2.3-draft | Chisel | BSD 21 | CV32E40P | OpenHW Group | [GitHub](https://github.com/openhwgroup/cv32e40p) | RV32 | 1.11 | RV32IM[F]C | SystemVerilog | Solderpad Hardware License v. 0.51 22 | Ibex (formerly Zero-riscy) | lowRISC | [GitHub](https://github.com/lowRISC/ibex) | RV32 | 1.11 | RV32I[M]C/RV32E[M]C | SystemVerilog | Apache 2.0 23 | CVA6 | OpenHW Group | [GitHub](https://github.com/openhwgroup/cva6) | RV32,RV64 | 1.11 | RV[32/64]GC | SystemVerilog | Solderpad Hardware License v. 0.51 24 | Riscy Processors | MIT CSAIL CSG | [Website](http://csg.csail.mit.edu/riscy-e/),[GitHub](https://github.com/csail-csg/riscy) | RV32,RV64 | | | Bluespec | MIT 25 | RiscyOO | MIT CSAIL CSG | [GitHub](https://github.com/csail-csg/riscy-OOO) | RV64 | 1.10 | RV64IMAFD | Bluespec | MIT 26 | Lizard | Cornell CSL BRG | [GitHub](https://github.com/cornell-brg/lizard) | RV64 | | RV64IM | PyMTL | BSD 27 | Minerva | LambdaConcept | [GitHub](https://github.com/lambdaconcept/minerva) | RV32 | 1.10 | RV32I | nMigen | BSD 28 | OPenV/mriscv | OnChipUIS | [GitHub](https://github.com/onchipuis/mriscv) | RV32 | | RV32I(?) | Verilog | MIT 29 | VexRiscv | SpinalHDL | [GitHub](https://github.com/SpinalHDL/VexRiscv) | RV32 | 1.10 | RV32I/E[M][A][F[D]][C] | SpinalHDL | MIT 30 | VexRiscv Plugins for B and K | Romain Dolbeau | [GitHub](https://github.com/rdolbeau/VexRiscvBPluginGenerator/) | RV32 | N/A | RV32[B][K] for the VexRiscV core | SpinalHDL | MIT 31 | Roa Logic RV12 | Roa Logic | [GitHub](https://github.com/roalogic/RV12) | RV32 | 1.9.1 | 2.1 | SystemVerilog | Non-Commercial License 32 | SCR1 | Syntacore | [GitHub](https://github.com/syntacore/scr1) | RV32 | 1.10 | 2.2, RV32I/E[MC] | SystemVerilog | SHL v. 2.0 33 | SCR3 | Syntacore | [Website](https://syntacore.com/page/products/processor-ip/scr3) | RV32,RV64 | 1.10 | RV[32/64]IMC[A], 2.2, milticore | SystemVerilog | commercial 34 | SCR4 | Syntacore | [Website](https://syntacore.com/page/products/processor-ip/scr4) | RV32,RV64 | 1.10 | RV[32/64]IMCF[DA], 2.2, milticore | SystemVerilog | commercial 35 | SCR5 | Syntacore | [Website](https://syntacore.com/page/products/processor-ip/scr5) | RV32,RV64 | 1.10 | RV[32/64]IMC[FDA], 2.2, milticore | SystemVerilog | commercial 36 | SCR7 | Syntacore | [Website](https://syntacore.com/page/products/processor-ip/scr7) | RV64 | 1.10 | RV64GC, 2.2, milticore | SystemVerilog | commercial 37 | Hummingbird E200 | Bob Hu | [GitHub](https://github.com/SI-RISCV/e200_opensource) | RV32 | 1.10 | 2.2, RV32IMAC | Verilog | Apache 2.0 38 | Shakti | IIT Madras | [Website](http://shakti.org.in/),[GitLab](https://gitlab.com/shaktiproject) | RV64 | 1.11 | 2.2, RV64IMAFDC | Bluespec | BSD 39 | ReonV | Lucas Castro | [GitHub](https://github.com/lcbcFoo/ReonV) | RV32 | | | VHDL | GPL v3 40 | PicoRV32 | Clifford Wolf | [GitHub](https://github.com/cliffordwolf/picorv32) | RV32 | | RV32I/E[MC] | Verilog | ISC 41 | MR1 | Tom Verbeure | [GitHub](https://github.com/tomverbeure/mr1) | RV32 | | RV32I | SpinalHDL | Unlicense 42 | SERV | Olof Kindgren | [GitHub](https://github.com/olofk/serv) | RV32 | | RV32I | Verilog | ISC 43 | SweRV EH1 | Western Digital Corporation | [GitHub](https://github.com/chipsalliance/Cores-SweRV) | RV32 | 1.11 | 2.1, RV32IMC | SystemVerilog | Apache 2.0 44 | SweRV EL2 | Western Digital Corporation | [GitHub](https://github.com/chipsalliance/Cores-SweRV-EL2) | RV32 | 1.11 | 2.1, RV32IMC | SystemVerilog | Apache 2.0 45 | SweRV EH2 | Western Digital Corporation | [GitHub](https://github.com/chipsalliance/Cores-SweRV-EH2) | RV32 | 1.11 | 2.1, RV32IMAC | SystemVerilog | Apache 2.0 46 | biRISC-V | UltraEmbedded | [GitHub](https://github.com/ultraembedded/biriscv) | RV32 | 1.11 | RV32I[M] | Verilog | Apache 2.0 47 | Reve-R | Gavin Stark | [GitHub](https://github.com/atthecodeface/cdl_hardware) | RV32 | 1.10 | RV32IMAC | CDL | Apache 2.0 48 | L10 | Codasip | [Website](https://codasip.com/risc-v-processors) | RV32 | 1.0 | RV32EMC | Verilog | Codasip EULA 49 | L30 | Codasip | [Website](https://codasip.com/risc-v-processors) | RV32 | 1.0 | RV32IMC | Verilog | Codasip EULA 50 | L30F | Codasip | [Website](https://codasip.com/risc-v-processors) | RV32 | 1.0 | RV32IMFC | Verilog | Codasip EULA 51 | L50 | Codasip | [Website](https://codasip.com/risc-v-processors) | RV32 | 1.0 | RV32IMC | Verilog | Codasip EULA 52 | L50F | Codasip | [Website](https://codasip.com/risc-v-processors) | RV32 | 1.0 | RV32IMFC | Verilog | Codasip EULA 53 | H50X | Codasip | [Website](https://codasip.com/risc-v-processors) | RV64 | 1.0 | RV64IMC | Verilog | Codasip EULA 54 | H50XF | Codasip | [Website](https://codasip.com/risc-v-processors) | RV64 | 1.0 | RV64IMFDC | Verilog | Codasip EULA 55 | A70X | Codasip | [Website](https://codasip.com/risc-v-processors) | RV64 | 1.0 | RV64IMAFDC | Verilog | Codasip EULA 56 | DarkRISCV | Darklife | [GitHub](https://github.com/darklife/darkriscv) | RV32 | | most of RV32I | Verilog | BSD 57 | RPU | Domipheus Labs | [GitHub](https://github.com/Domipheus/RPU) | RV32 | | RV32I | VHDL | Apache 2.0 58 | RV01 | Stefano Tonello | [OpenCores](https://opencores.org/projects/rv01_riscv_core) | RV32 | 1.7 | 2.1, RV32IM | VHDL | LPGL 59 | N22 | Andes | [Website](http://freestart.andestech.com/) | RV32 | 1.11 | RV32IMAC/EMAC + Andes V5/V5e ext. | Verilog | Andes FreeStart IPEA 60 | N25F | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-n25f/) | RV32 | 1.11 | RV32GC + Andes V5 ext. | Verilog | Andes Commercial License 61 | D25F | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-d25f/) | RV32 | 1.11 | RV32GCP + Andes V5 ext. | Verilog | Andes Commercial License 62 | A25 | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-a25/) | RV32 | 1.11 | RV32GCP + Sv32 + Andes V5 ext. | Verilog | Andes Commercial License 63 | A25MP | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-a25mp/) | RV32 | 1.11 | RV32GCP + Sv32 + Andes V5 ext. + Multi-core | Verilog | Andes Commercial License 64 | NX25F | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-nx25f/) | RV64 | 1.11 | RV64GC + Andes V5 ext. | Verilog | Andes Commercial License 65 | AX25 | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax25/) | RV64 | 1.11 | RV64GCP + Sv39/48 + Andes V5 ext. | Verilog | Andes Commercial License 66 | AX25MP | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax25mp/) | RV64 | 1.11 | RV64GCP + Sv39/48 + Andes V5 ext. + Multi-core | Verilog | Andes Commercial License 67 | A27 | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-a27/) | RV32 | 1.11 | RV32GCP + Sv32 + Andes V5 ext. | Verilog | Andes Commercial License 68 | A27L2 | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax27l2/) | RV32 | 1.11 | RV32GCP + Sv39/48 + Andes V5 ext. | Verilog | Andes Commercial License 69 | AX27 | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax27/) | RV64 | 1.11 | RV64GCP + Sv39/48 + Andes V5 ext. | Verilog | Andes Commercial License 70 | AX27L2 | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax27l2/) | RV64 | 1.11 | RV64GCP + Sv39/48 + Andes V5 ext. | Verilog | Andes Commercial License 71 | NX27V | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-nx27v/) | RV64 | 1.11 | RV64GCPV | Verilog | Andes Commercial License 72 | N45 | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-n45/) | RV32 | 1.11 | RV32GC + Andes V5 ext. | Verilog | Andes Commercial License 73 | D45 | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-d45/) | RV32 | 1.11 | RV32GCP + Andes V5 ext. | Verilog | Andes Commercial License 74 | NX45 | Andes | [Website](http://whttp/www.andestech.com/en/products-solutions/andescore-processors/riscv-nx45/) | RV64 | 1.11 | RV64GC + Andes V5 ext. | Verilog | Andes Commercial License 75 | A45 | Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-a45/) | RV32 | 1.11 | RV32GCP + Sv32 + Andes V5 ext. | Verilog | Andes Commercial License 76 | AX45| Andes | [Website](http://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax45/) | RV64 | 1.11 | RV64GCP + Sv39/48 + Andes V5 ext. | Verilog | Andes Commercial License 77 | Instant SoC | FPGA Cores | [Website](http://www.fpga-cores.com/instant-soc/) | RV32 | | RV32IM | VHDL | Free Non Commercial 78 | Taiga | Reconfigurable Computing Lab, Simon Fraser University | [GitLab](https://gitlab.com/sfu-rcl/Taiga) | RV32 | | RV32IMA | SystemVerilog | Apache 2.0 79 | Maestro | João Chrisóstomo | [GitHub](https://github.com/Artoriuz/maestro) | RV32 | | RV32I | VHDL | MIT 80 | XuanTie C910 | T-Head (Alibaba group) | [Website](https://www.t-head.cn/product/c910?spm=a2ouz.12987052.0.0.5c5c6245WIbjoG) | RV64 | 1.10 | RV64GCV + SV39 + ISA Extension + Memory model Extension + multi-core & multi-cluster(16 cores maximum) | Verilog | Alibaba commercial license 81 | XuanTie C906 | T-Head (Alibaba group) | [Website](https://occ.t-head.cn/vendor/cpu/index?id=3817197695983423488) | RV64 | 1.10 | RV64IMA[FD]C[V] + SV39 + ISA Extension + Memory model Extension | Verilog | Alibaba commercial license 82 | XuanTie E906 | T-Head (Alibaba group) | [Website](https://occ.t-head.cn/vendor/cpu/index?id=3806463049662468096) | RV32 | 1.10 | RV32IMA[F][D]C + ISA Extension| Verilog | Alibaba commercial license 83 | XuanTie E902 | T-Head (Alibaba group) | [Website](https://www.t-head.cn/product/e902?spm=a2ouz.12987052.0.0.5c5c6245R2yhfA) | RV32 | 1.10 | RV32EMC/IMC/EC | Verilog | Alibaba commercial license 84 | BM-310 | CloudBEAR | [Website](https://cloudbear.ru/bm_310.html) | RV32 | 1.10 | RV32IMC | SystemVerilog | CloudBEAR Commercial License 85 | BI-350 | CloudBEAR | [Website](https://cloudbear.ru/bi_350.html) | RV32 | 1.10 | RV32IMAFC + multi-core | SystemVerilog | CloudBEAR Commercial License 86 | BI-651 | CloudBEAR | [Website](https://cloudbear.ru/bi_651.html) | RV64 | 1.10 | RV64GC + multi-core | SystemVerilog | CloudBEAR Commercial License 87 | BI-671 | CloudBEAR | [Website](https://cloudbear.ru/bi_671.html) | RV64 | 1.10 | RV64GC + multi-core | SystemVerilog | CloudBEAR Commercial License 88 | SSRV | risclite | [Website](https://risclite.github.io/),[GitHub](https://github.com/risclite/SuperScalar-RISCV-CPU) | RV32 | 1.10 | RV32IMC | Verilog | Apache 2.0 89 | Tinyriscv | Blue Liang | [GitHub](https://github.com/liangkangnan/tinyriscv) | RV32 | | 2.1, RV32I | Verilog | Apache 2.0 90 | RSD | rsd-devel | [GitHub](https://github.com/rsd-devel/rsd) | RV32 | | RV32IM | SystemVerilog | Apache 2.0 91 | Pluto | PQShield | [Website](https://pqsoc.com) | RV32 | 1.11 | RV32I[M][C] / RV32E[M][C] + Crypto Functions | Verilog | PQShield Commercial License 92 | E2 | SiFive | [Website](https://www.sifive.com/cores/e24) | RV32 | 1.11 | RV32I(E)MAFC 2.2 | Verilog | SiFive commercial license 93 | S2 | SiFive | [Website](https://www.sifive.com/cores/s21) | RV64 |1.11 | RV64GC 2.2 | Verilog | SiFive commercial license 94 | E3 | SiFive | [Website](https://www.sifive.com/cores/e34) | RV32 | 1.11 | RV32I(E)MAFDC 2.2 | Verilog | SiFive commercial license 95 | S5 | SiFive | [Website](https://www.sifive.com/cores/s54) | RV64 | 1.11 | RV64GC 2.2 | Verilog | SiFive commercial license 96 | U5 | SiFive | [Website](https://www.sifive.com/cores/u54) | RV64 | 1.11 | RV64GC 2.2 | Verilog | SiFive commercial license 97 | E7 | SiFive | [Website](https://www.sifive.com/cores/e76) | RV32 | 1.11 | RV32I(E)MAFDC 2.2 | Verilog | SiFive commercial license 98 | S7 | SiFive | [Website](https://www.sifive.com/cores/s76) | RV64 | 1.11 | RV64GC 2.2 | Verilog | SiFive commercial license 99 | U7 | SiFive | [Website](https://www.sifive.com/cores/u74) | RV64 | 1.11 | RV64GC 2.2 | Verilog | SiFive commercial license 100 | Kronos | Sonal Pinto | [GitHub](https://github.com/SonalPinto/kronos) | RV32 | | RV32I | SystemVerilog | Apache 2.0 101 | N100 | Nuclei | [Website](https://www.nucleisys.com/product.php) | RV32 | 1.11 | RV32EC | Verilog | Nuclei commercial license 102 | N200 | Nuclei | [Website](https://www.nucleisys.com/product.php) | RV32 | 1.11 | RV32IC(E)(M)(A) | Verilog | Nuclei commercial license 103 | N300 | Nuclei | [Website](https://www.nucleisys.com/product.php) | RV32 | 1.11 | RV32IMAC(F)(D)(P) | Verilog | Nuclei commercial license 104 | N600 | Nuclei | [Website](https://www.nucleisys.com/product.php) | RV32 | 1.11 | RV32IMAC(F)(D)(P) | Verilog | Nuclei commercial license 105 | NX600 | Nuclei | [Website](https://www.nucleisys.com/product.php) | RV32 | 1.11 | RV64IMAC(F)(D)(P) | Verilog | Nuclei commercial license 106 | UX600 | Nuclei | [Website](https://www.nucleisys.com/product.php) | RV64 | 1.11 | RV64IMAC(F)(D)(P) + MMU-SV39 | Verilog | Nuclei commercial license 107 | WH32 | UC Techip | [Website](https://www.uctechip.com/#product) | RV32 | 1.10 | RV32GCX | Chisel | UC Techip Commercial License 108 | WARP-V | Steve Hoover, Redwood EDA | [GitHub](https://github.com/stevehoover/warp-v) | RV32 | | RV32I[M][F] | TL-Verilog | BSD 109 | NEORV32 | Stephan Nolting | [GitHub](https://github.com/stnolting/neorv32) | RV32 | 1.12-draft | 2.2, RV32[I/E][M][A][C][Zfinx][Zicsr][Zifencei] | VHDL | BSD 110 | Steel | Rafael Calcada | [GitHub](https://github.com/rafaelcalcada/steel-core) | RV32 | 1.11 | RV32IZicsr | Verilog | MIT License 111 | Klessydra-T13 | Digital Systems Lab at Sapienza University of Rome | [GitHub](https://github.com/klessydra/T13x) | RV32 | 1.11 | RV32[I/E][M][A] + Kless-Vect | VHDL-2008 | Solderpad Hardware License v. 0.51 112 | Klessydra-T03 | Digital Systems Lab at Sapienza University of Rome | [GitHub](https://github.com/klessydra/T03x) | RV32 | 1.11 | RV32I[A] | VHDL-2008 | Solderpad Hardware License v. 0.51 113 | Klessydra-T02 | Digital Systems Lab at Sapienza University of Rome | [GitHub](https://github.com/klessydra/T02x) | RV32 | 1.11 | RV32I[A] | VHDL-2008 | Solderpad Hardware License v. 0.51 114 | Klessydra-F03 | Digital Systems Lab at Sapienza University of Rome | [GitHub](https://github.com/klessydra/F03x) | RV32 | 1.11 | RV32I[A] | VHDL-2008 | Solderpad Hardware License v. 0.51 115 | MYTH Cores | MYTH Workshop students | [GitHub](https://github.com/stevehoover/RISC-V_MYTH_Workshop/blob/master/student_projects.md) | RV32 |  | RV32I | TL-Verilog | BSD 116 | Starsea_riscv | Starsea | [GitHub](https://github.com/haogwb/starsea_riscv) | RV32 | | RV32I | Verilog | Apache 2.0 117 | VEGA | C-DAC | [Website](https://vegaprocessors.in/) | RV32, RV64 | 1.10 | 2.2, RV[32/64]IMA[F][D][C], Multi-core | Bluespec | commercial 118 | NutShell | UCAS & ICT,CAS | [GitHub](https://github.com/OSCPU/NutShell) | RV64 | 1.11 | RV64IMAC | Chisel | Mulan Permissive Software License V2 119 | NOEL-V | Cobham Gaisler | [Website](https://www.gaisler.com/NOEL-V) | RV32,RV64 | 1.11 | RV32GC,RV64GC | VHDL | GPL, Commercial 120 | 121 | 122 | ## SoC platforms 123 | 124 | Name | Supplier | Links | Capability | Core | License 125 | ---- | -------- | ----- | ---------- | ---- | ------- 126 | Rocket Chip | SiFive, UCB BAR | [GitHub](https://github.com/freechipsproject/rocket-chip),[Simulator](https://fires.im) | RV32 |Rocket | BSD 127 | LowRISC | lowRISC | [GitHub](https://github.com/lowRISC/lowrisc-chip) | RV32 | RV32IM | BSD 128 | PULPino | ETH Zurich, Università di Bologna | [Website](http://www.pulp-platform.org),[GitHub](https://github.com/pulp-platform/pulpino) | RV32 | RI5CY, Zero-riscy | Solderpad Hardware License v. 0.51 129 | PULPissimo | ETH Zurich, Università di Bologna | [Website](http://www.pulp-platform.org),[GitHub](https://github.com/pulp-platform/pulpissimo) | RV32 |RI5CY, Zero-riscy | Solderpad Hardware License v. 0.51 130 | Ariane SoC | ETH Zurich, Università di Bologna | [Website](http://www.pulp-platform.org),[GitHub](https://github.com/pulp-platform/ariane) | RV64 | Ariane | Solderpad Hardware License v. 0.51 131 | OPENPULP | ETH Zurich, Università di Bologna | [Website](http://www.pulp-platform.org),[GitHub](https://github.com/pulp-platform/pulp) | RV32 | RI5CY, Zero-riscy | Solderpad Hardware License v. 0.51 132 | HERO | ETH Zurich, Università di Bologna | [Website](http://www.pulp-platform.org),[GitHub](https://github.com/pulp-platform/bigpulp) | RV32 | RI5CY, Zero-riscy | Solderpad Hardware License v. 0.51 133 | OpenPiton + Ariane | Princeton Parallel Group, ETH Zurich, Università di Bologna | [Website](https://parallel.princeton.edu/openpiton/),[GitHub](https://github.com/PrincetonUniversity/openpiton) | RV64 | Ariane | Solderpad Hardware License v. 0.51, BSD 134 | Briey | SpinalHDL | [GitHub](https://github.com/SpinalHDL/VexRiscv#briey-soc) | RV32 | VexRiscv | MIT 135 | Riscy | AleksandarKostovic | [GitHub](https://github.com/AleksandarKostovic/Riscy-SoC) | RV64 | RV64I | MIT 136 | Raven | RTimothyEdwards, mkkassem (efabless.com) | [GitHub](https://github.com/efabless/picorv32-soc-raven) | RV32 | PicoRV32 | ISC 137 | PicoSoC | Clifford Wolf | [GitHub](https://github.com/cliffordwolf/picorv32/tree/master/picosoc) | RV32 | PicoRV32 | ISC 138 | Icicle | Graham Edgecombe | [GitHub](https://github.com/grahamedgecombe/icicle) | RV32 | RV32I | ISC 139 | MIV RV32IMA L1 AHB | Microchip | [Documentation](http://www.microsemi.com/index.php?option=com_docman&task=doc_download&gid=1243779), [IDE](https://www.microsemi.com/product-directory/design-tools/4879-softconsole), [Development Environment](https://www.microsemi.com/product-directory/design-resources/1750-libero-soc) | RV32 | Rocket RV32IMA | Apache 2.0 140 | MIV RV32IMA L1 AXI | Microchip | [Documentation](http://www.microsemi.com/index.php?option=com_docman&task=doc_download&gid=1243780), [IDE](https://www.microsemi.com/product-directory/design-tools/4879-softconsole), [Development Environment](https://www.microsemi.com/product-directory/design-resources/1750-libero-soc) | RV32 | Rocket RV32IMA | Apache 2.0 141 | MIV RV32IMAF L1 AHB | Microchip | [Documentation](http://www.microsemi.com/index.php?option=com_docman&task=doc_download&gid=1243781), [IDE](https://www.microsemi.com/product-directory/design-tools/4879-softconsole), [Development Environment](https://www.microsemi.com/product-directory/design-resources/1750-libero-soc) | RV32 | Rocket RV32IMAF | Apache 2.0 142 | MIV RV32IMC | Microchip | [Documentation](https://www.microsemi.com/document-portal/doc_download/1244850-mi-vrv32imc), [IDE](https://www.microsemi.com/product-directory/design-tools/4879-softconsole), [Development Environment](https://www.microsemi.com/product-directory/design-resources/1750-libero-soc) | RV32 | Submicron RV32I, RV32IC, RV32IM, RV32IMC | Apache 2.0 143 | FreeStart AE250 | Andes | [Website](http://freestart.andestech.com/) | RV32 | N22 | Andes FreeStart: Free for Evaluation 144 | Standard AE250 | Andes | [Website](http://www.andestech.com/en/products-solutions/andeshape-platforms/ae250-ahb-based-platform-pre-integrated-with-n22/), [IDE](http://www.andestech.com/en/products-solutions/andesight-ide/) | RV32 | N22 | Andes Commerical License 145 | AE350 | Andes | [Website](http://www.andestech.com/en/products-solutions/andeshape-platforms/ae350-axi-based-platform-pre-integrated-with-n25f-nx25f-a25-ax25/), [IDE](http://www.andestech.com/en/products-solutions/andesight-ide/) | RV32,RV64 | N25F, D25F, A25, A25MP, NX25, AX25, AX25MP, A27, A27L2, AX27, AX27L2, N45, D45, A45, NX45, AX45 | Andes Commerical License 146 | SCR1 SDK | Syntacore | [GitHub](https://github.com/syntacore/scr1-sdk) | RV32 | SCR1, SCRx | SHL 2.0 147 | ESP | SLD Group, Columbia University | [Website](https://esp.cs.columbia.edu), [GitHub](https://github.com/sld-columbia/esp) | RV64 | Ariane | Apache 2.0 148 | Chipyard | UCB BAR | [GitHub](https://github.com/ucb-bar/chipyard),[Documentation](https://chipyard.readthedocs.io/en/latest/) | RV64 | Rocket, BOOM | BSD 149 | PQSoC | PQShield | [Website](https://pqsoc.com) | RV32 | Pluto | PQShield Commercial License 150 | KRZ | Sonal Pinto | [GitHub](https://github.com/SonalPinto/kronos) | RV32 | Kronos | Apache 2.0 151 | IOb-SoC | IObundle | [GitHub](https://github.com/IObundle/iob-soc) | RV32 | PicoRV32 | MIT 152 | SweRVolf | CHIPS Alliance | [GitHub](https://github.com/chipsalliance/Cores-SweRVolf) | RV32 | SweRV EH1, SweRV EL2 | Apache 2.0 153 | Servant | Olof Kindgren | [GitHub](https://github.com/olofk/serv) | RV32 | SERV | ISC 154 | NEORV32 Processor | Stephan Nolting | [GitHub](https://github.com/stnolting/neorv32) | RV32 | NEORV32 | BSD 155 | GRLIB | Cobham Gaisler | [Website](https://www.gaisler.com/getgrlib) | RV32,RV64 | NOEL-V | GPL, Commercial 156 | LiteX | Enjoy Digital | [Website](http://www.enjoy-digital.fr/), [GitHub](https://github.com/enjoy-digital/litex/) | RV32,RV64 | BlackParrot, CV32E40P, Minerva, PicoRV32, Rocket, SERV, VexRiscv (SMP supported with VexRiscv) | BSD 157 | 158 | ## SoCs 159 | 160 | Include a chip if it has been fabricated and is either available for sale, available for preorder, or running production workloads internally, and if it has at least one RISC-V hard core (no FPGAs, but non-"SoC" products 161 | with controller cores are allowed). 162 | 163 | Name | Supplier | Links | Core | ISA | OS | Devkit | Availability 164 | ---- | -------- | ----- | ---- | --- | -- | ------ | ------------ 165 | FE310-G000 | SiFive | [Datasheet](https://static.dev.sifive.com/FE310-G000.pdf) | E31 | RV32IMAC | RTOS | [HiFive1](https://www.sifive.com/boards/hifive1) | public since 2016Q4 166 | FE310-G002 | SiFive | [Product page](https://www.sifive.com/boards/hifive1) | E31 | RV32IMAC | RTOS | [HiFive1 Rev B](https://www.sifive.com/boards/hifive1-rev-b) | announced 2019Q1, available for preorder 167 | Freedom U540 | SiFive | [Product page](https://www.sifive.com/products/hifive-unleashed/) | U54 (4 cores), E51 (1 management core) | RV64GC (application cores), RV64IMAC (management core) | Linux | [HiFive Unleashed development board](https://www.sifive.com/boards/hifive-unleashed) | public since 2018Q1 168 | GAP8 | GreenWaves Technologies | [Product page](https://greenwaves-technologies.com/en/gap8-product/) | PULP / 1 + 8 RI5CY | RV32IMC (+ Priviledged and custom ISA extensions) | RTOS | [GAPuino development board](https://greenwaves-technologies.com/product/gapuino/) | public since 2018Q1 169 | K210 | Kendryte | [Product page](https://kendryte.com/#products), [Datasheet](https://s3.cn-north-1.amazonaws.com.cn/dl.kendryte.com/documents/kendryte_datasheet_20181011163248_en.pdf), [GitHub](https://github.com/kendryte) | K210 | RV64GC | Linux | [KD233 development board](https://www.analoglamb.com/product/dual-core-risc-v-64bit-k210-ai-board-kendryte-kd233/), [Sipeed MAIX/M1 development boards](https://www.seeedstudio.com/Artificial-Intelligence/Machine-Learning-c-1220/Computer-Vision-c-1221.html?product_list_order=name) | public since 2018Q4 170 | RV32M1 | NXP | [Reference Manual and Datasheet](https://github.com/open-isa-org/open-isa.org/tree/master/Reference%20Manual%20and%20Data%20Sheet) | RI5CY + Zero RI5CY + Arm Cortex M4F + Arm Cortex M0+ | RV32IMC | RTOS | [VEGAboard](https://open-isa.org/) | available for preorder as of 2018Q4 171 | RavenRV32 | efabless | [Datasheet](https://ef.link/raven), [GitHub](https://github.com/efabless/raven-picorv32) | PicoRV32 | RV32IMAC | RTOS | RavenRV32 DevKit | Limited Quantity 172 | PolarFire SoC | Microchip | [Product Page](https://www.microsemi.com/product-directory/soc-fpgas/5498-polarfire-soc-fpga), [IDE with Renode platform](https://www.microsemi.com/product-directory/design-tools/4879-softconsole) | U54 (4 cores), E51 (management core) | RV64GC(U54), RV64IMAC(E51) | Linux | [Microchip Icicle Kit](https://www.microsemi.com/existing-parts/parts/152514), [HiFive Unleashed Expansion Board](https://www.microsemi.com/hifive-unleashed-expansion-board) | Icicle Kit ES available Q3 2020, HiFive Unleased Expansion Board - Q2 2018 173 | GD32VF103 | GigaDevice | [Product listing](https://www.gigadevice.com/products/product-finder/?fwp_processor_type=risc-v&fwp_microcontrollers_product_line=mainstream&fwp_microcontrollers_product_series=gd32vf103),[Datasheets](https://github.com/riscv-mcu/GD32VF103_DataSheets) | [Bumblebee Core](http://dl.sipeed.com/LONGAN/Nano/DOC/Bumblebee%20core%20datasheet_en.pdf) | RV32IMAC | RTOS | GD32VF103V-EVAL, [Longan Nano](http://longan.sipeed.com/) etc.| Public since 2019Q4 174 | CH572, CH573 | WCH | [Product Page](http://www.wch.cn/products/CH573.html) | RISC-V3A | RV32IMAC | RTOS | | public since 2019Q1 175 | CH32F103 | WCH | [Product Page](http://www.wch.cn/products/CH32V103.html) [Datasheet](http://www.wch.cn/downloads/file/311.html) | RISC-V3A | RV32IMAC | RTOS | | public since 2020Q2 176 | MiG-V | Hensoldt Cyber GmbH | [Product Page](https://hensoldt-cyber.com/mig-v/) | CV6A | RV64IMAC | [TrentOS](https://hensoldt-cyber.com/trentos/) | | Limited 177 | --------------------------------------------------------------------------------