├── .gitignore ├── LICENSE ├── MATLAB ├── HspiceToolbox │ ├── COPYING │ ├── Doc_src │ │ ├── hspice_toolbox.aux │ │ ├── hspice_toolbox.dvi │ │ ├── hspice_toolbox.pdf │ │ ├── hspice_toolbox.ps │ │ ├── hspice_toolbox.tex │ │ ├── hspice_toolbox.tex~ │ │ ├── hspice_toolbox_old.pdf │ │ ├── lgrind.sty │ │ └── sdwfig.sty │ ├── HSPC │ │ ├── bin │ │ │ ├── glnx86 │ │ │ │ └── hspc │ │ │ ├── glnxa64 │ │ │ │ └── hspc │ │ │ ├── hspc │ │ │ ├── sol64 │ │ │ │ └── hspc │ │ │ └── win32 │ │ │ │ └── hspc.exe │ │ └── src │ │ │ ├── hspc.c │ │ │ ├── hspc.c~ │ │ │ ├── hspc.pdf │ │ │ ├── hspc_makefile │ │ │ ├── matrix_func.c │ │ │ └── matrix_func.h │ ├── README │ ├── avg.m │ ├── cppsim.m │ ├── cppsim2mex.m │ ├── cppsim2simulink.m │ ├── cppsimr.m │ ├── db.m │ ├── evalsig.m │ ├── eye_diag.m │ ├── eyediag1.m │ ├── eyediagprim.m │ ├── eyesig.m │ ├── eyesig_old.m │ ├── figname.m │ ├── hspc_addline.m │ ├── hspc_addline_continued.m │ ├── hspc_set_param.m │ ├── hspice_toolbox.pdf │ ├── hspsim.m │ ├── integ.m │ ├── loadsig.c │ ├── loadsig.mex │ ├── loadsig.mexa64 │ ├── loadsig.mexmaci64 │ ├── loadsig.mexw64 │ ├── loadsig_cppsim.c │ ├── loadsig_cppsim.dll │ ├── loadsig_cppsim.mex │ ├── loadsig_cppsim.mexw64 │ ├── lssig.m │ ├── ngsim.m │ ├── ph.m │ ├── plotsig.m │ ├── plotsig1.m │ ├── rcroman │ │ ├── db20.m │ │ ├── fftplot.m │ │ ├── fftplot_pad.m │ │ ├── hsmargin.m │ │ ├── measure.m │ │ ├── measure_click.m │ │ ├── measure_done.m │ │ ├── measure_init.m │ │ ├── measure_newaxes.m │ │ ├── measure_newloc.m │ │ ├── num2eng.m │ │ ├── plot │ │ ├── rplotsig.m │ │ ├── rplotsig1.m │ │ ├── spmargin.m │ │ └── undb20.m │ ├── rplotsig.m │ ├── rplotsig1.m │ ├── tr_times.m │ ├── tzoom.m │ ├── vppsim.m │ ├── xlima.m │ ├── xylima.m │ └── ylima.m ├── INL_DNL_DAC.m └── dyn_char.m ├── README.md ├── layout ├── DAC_and_SW.mag ├── SAR_ADC_12bit.mag ├── SAR_ADC_12bit.spice ├── SAR_ADC_12bit_flat.mag ├── SAR_ADC_12bit_flat.spice ├── SAR_ADC_12bit_sch.spice ├── comp.out └── subcells │ ├── CDAC │ ├── CDAC_mim_12bit.mag │ ├── CDAC_mim_12bit_flat.mag │ ├── CDAC_mim_12bit_flat.spice │ ├── CDAC_mim_12bit_lvs.spice │ └── unit_cap.mag │ ├── bootstrap │ ├── bootstrap.mag │ ├── bootstrap.spice │ ├── bootstrap_sch.spice │ ├── comp.out │ ├── sky130_fd_pr__nfet_01v8_6EHS5V.mag │ ├── sky130_fd_pr__nfet_01v8_B2JNY3.mag │ ├── sky130_fd_pr__nfet_01v8_H2P3K4.mag │ ├── sky130_fd_pr__nfet_01v8_LH2JGW.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_6H2JYD.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_6HJFYD.mag │ ├── sky130_fd_pr__nfet_05v0_nvt_F93ZEE.mag │ ├── sky130_fd_pr__nfet_05v0_nvt_JFFQEL.mag │ ├── sky130_fd_pr__pfet_01v8_7FHRHJ.mag │ ├── sky130_fd_pr__pfet_01v8_7FRQHJ.mag │ ├── sky130_fd_pr__pfet_01v8_CMU2ES.mag │ ├── sky130_fd_pr__pfet_01v8_MAQRRG.mag │ ├── sky130_fd_pr__pfet_01v8_UAQRRG.mag │ ├── sky130_fd_pr__pfet_01v8_XG6TDL.mag │ └── sky130_fd_pr__pfet_01v8_XGS3BL.mag │ ├── break_before_make │ ├── bbm_unit_x3.mag │ ├── bbm_unit_x4.mag │ ├── break_before_make.mag │ ├── break_before_make.spice │ └── break_before_make_sch.spice │ ├── latched_comparator │ ├── comp.out │ ├── latched_comparator.mag │ ├── latched_comparator.spice │ ├── latched_comparator_flat.mag │ ├── latched_comparator_flat.spice │ ├── latched_comparator_sch.spice │ ├── sky130_fd_pr__nfet_01v8_2Z7P4U.mag │ ├── sky130_fd_pr__nfet_01v8_3ZK7YS.mag │ ├── sky130_fd_pr__nfet_01v8_648S5X.mag │ ├── sky130_fd_pr__nfet_01v8_7X7PPK.mag │ ├── sky130_fd_pr__nfet_01v8_7XK7PK.mag │ ├── sky130_fd_pr__nfet_01v8_KMSMLN.mag │ ├── sky130_fd_pr__nfet_01v8_PWNS5P.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_648S5X.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_BBNS5X.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_DTLS5R.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_DTMSLK.mag │ ├── sky130_fd_pr__pfet_01v8_KPCVAL.mag │ ├── sky130_fd_pr__pfet_01v8_KPH3BL.mag │ ├── sky130_fd_pr__pfet_01v8_UNYNRG.mag │ ├── sky130_fd_pr__pfet_01v8_XG57AL.mag │ ├── sky130_fd_pr__pfet_01v8_XGASDL.mag │ ├── sky130_fd_pr__pfet_01v8_XGS3BL.mag │ └── sky130_fd_pr__pfet_01v8_YRYNRG.mag │ ├── offset_calibration │ ├── comp.out │ ├── offset_calibration.mag │ ├── offset_calibration.spice │ ├── offset_calibration_flat.mag │ ├── offset_calibration_flat.spice │ ├── offset_calibration_sch.spice │ ├── sky130_fd_pr__nfet_01v8_75Z3GH.mag │ ├── sky130_fd_pr__nfet_01v8_L7T3GD.mag │ ├── sky130_fd_pr__pfet_01v8_M479BZ.mag │ ├── sky130_fd_pr__pfet_01v8_M4BK9Z.mag │ ├── sky130_fd_pr__pfet_01v8_M4CK9Z.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_B593L7.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_B59788.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_B5Z5L7.mag │ └── sky130_fd_pr__pfet_01v8_lvt_B5ZBEA.mag │ ├── preamplifier │ ├── latched_comparator.spice │ ├── latched_comparator_flat.mag │ ├── preamplifier.mag │ ├── preamplifier.spice │ ├── preamplifier_flat.mag │ ├── preamplifier_flat.spice │ ├── preamplifier_sch.spice │ ├── sky130_fd_pr__nfet_01v8_47MGSE.mag │ ├── sky130_fd_pr__nfet_01v8_54HFYC.mag │ ├── sky130_fd_pr__nfet_01v8_648S5X.mag │ ├── sky130_fd_pr__nfet_01v8_64Z3AY.mag │ ├── sky130_fd_pr__nfet_01v8_6CGFGL.mag │ ├── sky130_fd_pr__nfet_01v8_79ES57.mag │ ├── sky130_fd_pr__nfet_01v8_7CP4KT.mag │ ├── sky130_fd_pr__nfet_01v8_8MAGGD.mag │ ├── sky130_fd_pr__nfet_01v8_8X7SGT.mag │ ├── sky130_fd_pr__nfet_01v8_8XY39T.mag │ ├── sky130_fd_pr__nfet_01v8_9CSMYC.mag │ ├── sky130_fd_pr__nfet_01v8_ATLS57.mag │ ├── sky130_fd_pr__nfet_01v8_BX7S53.mag │ ├── sky130_fd_pr__nfet_01v8_F5PS5H.mag │ ├── sky130_fd_pr__nfet_01v8_HNLS5R.mag │ ├── sky130_fd_pr__nfet_01v8_N8S898.mag │ ├── sky130_fd_pr__nfet_01v8_NN7G68.mag │ ├── sky130_fd_pr__nfet_01v8_QLNS5P.mag │ ├── sky130_fd_pr__nfet_01v8_RFSME7.mag │ ├── sky130_fd_pr__nfet_01v8_SC2JGL.mag │ ├── sky130_fd_pr__nfet_01v8_TAHS5V.mag │ ├── sky130_fd_pr__nfet_01v8_TJECP3.mag │ ├── sky130_fd_pr__nfet_01v8_VGBCTM.mag │ ├── sky130_fd_pr__nfet_01v8_WKNS5B.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_56HSEP.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_848SEM.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_J2SMXT.mag │ ├── sky130_fd_pr__nfet_03v3_nvt_HRGAG2.mag │ ├── sky130_fd_pr__nfet_03v3_nvt_SMGAG4.mag │ ├── sky130_fd_pr__nfet_03v3_nvt_WSEAZ2.mag │ ├── sky130_fd_pr__nfet_03v3_nvt_Y5TA2C.mag │ ├── sky130_fd_pr__pfet_01v8_3QWEX8.mag │ ├── sky130_fd_pr__pfet_01v8_7Q3V83.mag │ ├── sky130_fd_pr__pfet_01v8_GCK2T6.mag │ ├── sky130_fd_pr__pfet_01v8_KPH3BL.mag │ ├── sky130_fd_pr__pfet_01v8_LG57AL.mag │ ├── sky130_fd_pr__pfet_01v8_LGS3BL.mag │ ├── sky130_fd_pr__pfet_01v8_QDXUZD.mag │ ├── sky130_fd_pr__pfet_01v8_SKD59K.mag │ ├── sky130_fd_pr__pfet_01v8_XG57AL.mag │ ├── sky130_fd_pr__pfet_01v8_XGS3BL.mag │ ├── sky130_fd_pr__pfet_01v8_XP3597.mag │ ├── sky130_fd_pr__pfet_01v8_XPD329.mag │ ├── sky130_fd_pr__pfet_01v8_XPDPY6.mag │ ├── sky130_fd_pr__pfet_01v8_XPHCT5.mag │ ├── sky130_fd_pr__pfet_01v8_XPHLY6.mag │ ├── sky130_fd_pr__pfet_01v8_XPKDX6.mag │ ├── sky130_fd_pr__pfet_01v8_XPKR87.mag │ ├── sky130_fd_pr__pfet_01v8_XPWEX6.mag │ ├── sky130_fd_pr__pfet_01v8_hvt_U47ZGH.mag │ ├── sky130_fd_pr__pfet_01v8_hvt_UGACMG.mag │ ├── sky130_fd_pr__pfet_01v8_hvt_XQBJHL.mag │ ├── sky130_fd_pr__pfet_01v8_hvt_YXDZGH.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_3V5SVM.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_3VR9VM.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_6VC8VM.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_X3C8VM.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_XDE7VM.mag │ ├── sky130_fd_pr__res_high_po_0p35_699HP9.mag │ └── sky130_fd_pr__res_high_po_0p35_NFQ4JE.mag │ ├── state_machine │ ├── state_machine.mag │ ├── state_machine.spice │ └── state_machine_openlane_generated.spice │ └── switches │ ├── sky130_fd_pr__nfet_01v8_4AP47J.mag │ ├── sky130_fd_pr__nfet_01v8_BG2JC8.mag │ ├── sky130_fd_pr__nfet_01v8_CA2JC5.mag │ ├── sky130_fd_pr__nfet_01v8_D6PFL8.mag │ ├── sky130_fd_pr__nfet_01v8_D7GFC4.mag │ ├── sky130_fd_pr__nfet_01v8_HYT5K5.mag │ ├── sky130_fd_pr__nfet_01v8_HYT5PW.mag │ ├── sky130_fd_pr__nfet_01v8_JLF2KS.mag │ ├── sky130_fd_pr__nfet_01v8_KJGFCE.mag │ ├── sky130_fd_pr__nfet_01v8_KJP4PL.mag │ ├── sky130_fd_pr__nfet_01v8_SDPJLJ.mag │ ├── sky130_fd_pr__nfet_01v8_VCR5PC.mag │ ├── sky130_fd_pr__nfet_01v8_WAJRPR.mag │ ├── sky130_fd_pr__nfet_01v8_X9SDGX.mag │ ├── sky130_fd_pr__nfet_01v8_Z6SMC4.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_D7GFC4.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_HYT5PW.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_KJGFCE.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_KJGFCG.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_PPAFQT.mag │ ├── sky130_fd_pr__nfet_01v8_lvt_Z6SMC4.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_4Y9RD3.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_BA634A.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_D3D366.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_E3D36G.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_MA6TCW.mag │ ├── sky130_fd_pr__pfet_01v8_lvt_MAARD9.mag │ ├── switches.mag │ ├── switches.spice │ └── switches_sch.spice ├── media ├── dnl_inl.png ├── layout_picture.png ├── spectrum.png └── waveforms.png ├── schematic ├── SAR_ADC_12bit.sch ├── SAR_ADC_12bit.sym ├── subcells │ ├── CDAC │ │ ├── CDAC_12bit.sym │ │ └── xschemrc │ ├── bootstrap │ │ ├── bootstrap.sch │ │ ├── bootstrap.sym │ │ └── xschemrc │ ├── break_before_make │ │ ├── break_before_make.sch │ │ ├── break_before_make.sym │ │ └── xschemrc │ ├── individual_switches │ │ ├── switch_C0_dummy.sch │ │ ├── switch_C0_dummy.sym │ │ ├── switch_C10.sch │ │ ├── switch_C10.sym │ │ ├── switch_C5.sch │ │ ├── switch_C5.sym │ │ ├── switch_C6.sch │ │ ├── switch_C6.sym │ │ ├── switch_C7.sch │ │ ├── switch_C7.sym │ │ ├── switch_C8.sch │ │ ├── switch_C8.sym │ │ ├── switch_C9.sch │ │ ├── switch_C9.sym │ │ ├── switch_VCM.sch │ │ └── switch_VCM.sym │ ├── latched_comparator │ │ ├── latched_comparator.sch │ │ ├── latched_comparator.sym │ │ └── xschemrc │ ├── offset_calibration │ │ ├── offset_calibration.sch │ │ ├── offset_calibration.sym │ │ └── xschemrc │ ├── preamplifier │ │ ├── preamplifier.sch │ │ ├── preamplifier.sym │ │ └── xschemrc │ ├── state_machine │ │ ├── openlane │ │ │ ├── config.json │ │ │ ├── pin_order.cfg │ │ │ ├── state_machine │ │ │ ├── state_machine.v │ │ │ ├── state_machine.vcd │ │ │ └── state_machine_sim.v │ │ ├── state_machine.spice │ │ ├── state_machine.sym │ │ └── xschemrc │ └── switches │ │ ├── switches.sch │ │ ├── switches.sym │ │ └── xschemrc └── xschemrc ├── simulations ├── DNL_INL_extractor.py ├── bootstrap_sim.sch ├── simulation │ ├── bsim4v5.out │ ├── top_level_differential_sim.spice │ └── top_level_enob_sim.spice ├── top_level_differential_sim.py ├── top_level_differential_sim.sch ├── top_level_enob_sim.py ├── top_level_enob_sim.sch └── xschemrc └── validation └── ideas.md /.gitignore: -------------------------------------------------------------------------------- 1 | .DS_Store 2 | runs/ 3 | *.ext 4 | *.raw -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/LICENSE -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/COPYING: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/COPYING -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/Doc_src/hspice_toolbox.aux: -------------------------------------------------------------------------------- 1 | \relax 2 | -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/Doc_src/hspice_toolbox.dvi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/Doc_src/hspice_toolbox.dvi -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/Doc_src/hspice_toolbox.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/Doc_src/hspice_toolbox.pdf -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/Doc_src/hspice_toolbox.ps: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/Doc_src/hspice_toolbox.ps -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/Doc_src/hspice_toolbox.tex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/Doc_src/hspice_toolbox.tex -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/Doc_src/hspice_toolbox.tex~: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/Doc_src/hspice_toolbox.tex~ -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/Doc_src/hspice_toolbox_old.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/Doc_src/hspice_toolbox_old.pdf -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/Doc_src/lgrind.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/Doc_src/lgrind.sty -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/Doc_src/sdwfig.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/Doc_src/sdwfig.sty -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/HSPC/bin/glnx86/hspc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/HSPC/bin/glnx86/hspc -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/HSPC/bin/glnxa64/hspc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/HSPC/bin/glnxa64/hspc -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/HSPC/bin/hspc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/HSPC/bin/hspc -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/HSPC/bin/sol64/hspc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/HSPC/bin/sol64/hspc -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/HSPC/bin/win32/hspc.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/HSPC/bin/win32/hspc.exe -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/HSPC/src/hspc.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/HSPC/src/hspc.c -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/HSPC/src/hspc.c~: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/HSPC/src/hspc.c~ -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/HSPC/src/hspc.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/HSPC/src/hspc.pdf -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/HSPC/src/hspc_makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/HSPC/src/hspc_makefile -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/HSPC/src/matrix_func.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/HSPC/src/matrix_func.c -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/HSPC/src/matrix_func.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/HSPC/src/matrix_func.h -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/README -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/avg.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/avg.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/cppsim.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/cppsim.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/cppsim2mex.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/cppsim2mex.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/cppsim2simulink.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/cppsim2simulink.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/cppsimr.m: -------------------------------------------------------------------------------- 1 | system('tcsh c:\cygwin\homes\perrott\CppSim\bin_win\cppsimr'); 2 | -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/db.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/db.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/evalsig.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/evalsig.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/eye_diag.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/eye_diag.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/eyediag1.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/eyediag1.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/eyediagprim.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/eyediagprim.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/eyesig.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/eyesig.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/eyesig_old.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/eyesig_old.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/figname.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/figname.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/hspc_addline.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/hspc_addline.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/hspc_addline_continued.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/hspc_addline_continued.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/hspc_set_param.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/hspc_set_param.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/hspice_toolbox.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/hspice_toolbox.pdf -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/hspsim.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/hspsim.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/integ.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/integ.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/loadsig.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/loadsig.c -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/loadsig.mex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/loadsig.mex -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/loadsig.mexa64: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/loadsig.mexa64 -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/loadsig.mexmaci64: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/loadsig.mexmaci64 -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/loadsig.mexw64: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/loadsig.mexw64 -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/loadsig_cppsim.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/loadsig_cppsim.c -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/loadsig_cppsim.dll: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/loadsig_cppsim.dll -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/loadsig_cppsim.mex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/loadsig_cppsim.mex -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/loadsig_cppsim.mexw64: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/loadsig_cppsim.mexw64 -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/lssig.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/lssig.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/ngsim.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/ngsim.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/ph.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/ph.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/plotsig.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/plotsig.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/plotsig1.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/plotsig1.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/db20.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/db20.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/fftplot.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/fftplot.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/fftplot_pad.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/fftplot_pad.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/hsmargin.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/hsmargin.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/measure.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/measure.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/measure_click.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/measure_click.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/measure_done.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/measure_done.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/measure_init.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/measure_init.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/measure_newaxes.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/measure_newaxes.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/measure_newloc.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/measure_newloc.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/num2eng.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/num2eng.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/plot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/plot -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/rplotsig.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/rplotsig.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/rplotsig1.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/rplotsig1.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/spmargin.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/spmargin.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rcroman/undb20.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rcroman/undb20.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rplotsig.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rplotsig.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/rplotsig1.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/rplotsig1.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/tr_times.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/tr_times.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/tzoom.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/tzoom.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/vppsim.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/vppsim.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/xlima.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/xlima.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/xylima.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/xylima.m -------------------------------------------------------------------------------- /MATLAB/HspiceToolbox/ylima.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/HspiceToolbox/ylima.m -------------------------------------------------------------------------------- /MATLAB/INL_DNL_DAC.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/INL_DNL_DAC.m -------------------------------------------------------------------------------- /MATLAB/dyn_char.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/MATLAB/dyn_char.m -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/README.md -------------------------------------------------------------------------------- /layout/DAC_and_SW.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/DAC_and_SW.mag -------------------------------------------------------------------------------- /layout/SAR_ADC_12bit.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/SAR_ADC_12bit.mag -------------------------------------------------------------------------------- /layout/SAR_ADC_12bit.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/SAR_ADC_12bit.spice -------------------------------------------------------------------------------- /layout/SAR_ADC_12bit_flat.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/SAR_ADC_12bit_flat.mag -------------------------------------------------------------------------------- /layout/SAR_ADC_12bit_flat.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/SAR_ADC_12bit_flat.spice -------------------------------------------------------------------------------- /layout/SAR_ADC_12bit_sch.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/SAR_ADC_12bit_sch.spice -------------------------------------------------------------------------------- /layout/comp.out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/comp.out -------------------------------------------------------------------------------- /layout/subcells/CDAC/CDAC_mim_12bit.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/CDAC/CDAC_mim_12bit.mag -------------------------------------------------------------------------------- /layout/subcells/CDAC/CDAC_mim_12bit_flat.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/CDAC/CDAC_mim_12bit_flat.mag -------------------------------------------------------------------------------- /layout/subcells/CDAC/CDAC_mim_12bit_flat.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/CDAC/CDAC_mim_12bit_flat.spice -------------------------------------------------------------------------------- /layout/subcells/CDAC/CDAC_mim_12bit_lvs.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/CDAC/CDAC_mim_12bit_lvs.spice -------------------------------------------------------------------------------- /layout/subcells/CDAC/unit_cap.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/CDAC/unit_cap.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/bootstrap.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/bootstrap.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/bootstrap.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/bootstrap.spice -------------------------------------------------------------------------------- /layout/subcells/bootstrap/bootstrap_sch.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/bootstrap_sch.spice -------------------------------------------------------------------------------- /layout/subcells/bootstrap/comp.out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/comp.out -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_6EHS5V.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_6EHS5V.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_B2JNY3.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_B2JNY3.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_H2P3K4.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_H2P3K4.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_LH2JGW.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_LH2JGW.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_lvt_6H2JYD.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_lvt_6H2JYD.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_lvt_6HJFYD.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__nfet_01v8_lvt_6HJFYD.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__nfet_05v0_nvt_F93ZEE.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__nfet_05v0_nvt_F93ZEE.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__nfet_05v0_nvt_JFFQEL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__nfet_05v0_nvt_JFFQEL.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_7FHRHJ.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_7FHRHJ.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_7FRQHJ.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_7FRQHJ.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_CMU2ES.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_CMU2ES.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_MAQRRG.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_MAQRRG.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_UAQRRG.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_UAQRRG.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_XG6TDL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_XG6TDL.mag -------------------------------------------------------------------------------- /layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_XGS3BL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/bootstrap/sky130_fd_pr__pfet_01v8_XGS3BL.mag -------------------------------------------------------------------------------- /layout/subcells/break_before_make/bbm_unit_x3.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/break_before_make/bbm_unit_x3.mag -------------------------------------------------------------------------------- /layout/subcells/break_before_make/bbm_unit_x4.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/break_before_make/bbm_unit_x4.mag -------------------------------------------------------------------------------- /layout/subcells/break_before_make/break_before_make.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/break_before_make/break_before_make.mag -------------------------------------------------------------------------------- /layout/subcells/break_before_make/break_before_make.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/break_before_make/break_before_make.spice -------------------------------------------------------------------------------- /layout/subcells/break_before_make/break_before_make_sch.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/break_before_make/break_before_make_sch.spice -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/comp.out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/comp.out -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/latched_comparator.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/latched_comparator.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/latched_comparator.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/latched_comparator.spice -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/latched_comparator_flat.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/latched_comparator_flat.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/latched_comparator_flat.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/latched_comparator_flat.spice -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/latched_comparator_sch.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/latched_comparator_sch.spice -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_2Z7P4U.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_2Z7P4U.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_3ZK7YS.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_3ZK7YS.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_648S5X.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_648S5X.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_7X7PPK.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_7X7PPK.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_7XK7PK.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_7XK7PK.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_KMSMLN.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_KMSMLN.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_PWNS5P.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_PWNS5P.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_lvt_648S5X.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_lvt_648S5X.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_lvt_BBNS5X.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_lvt_BBNS5X.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_lvt_DTLS5R.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_lvt_DTLS5R.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_lvt_DTMSLK.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__nfet_01v8_lvt_DTMSLK.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_KPCVAL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_KPCVAL.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_KPH3BL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_KPH3BL.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_UNYNRG.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_UNYNRG.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_XG57AL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_XG57AL.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_XGASDL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_XGASDL.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_XGS3BL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_XGS3BL.mag -------------------------------------------------------------------------------- /layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_YRYNRG.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/latched_comparator/sky130_fd_pr__pfet_01v8_YRYNRG.mag -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/comp.out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/comp.out -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/offset_calibration.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/offset_calibration.mag -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/offset_calibration.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/offset_calibration.spice -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/offset_calibration_flat.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/offset_calibration_flat.mag -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/offset_calibration_flat.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/offset_calibration_flat.spice -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/offset_calibration_sch.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/offset_calibration_sch.spice -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/sky130_fd_pr__nfet_01v8_75Z3GH.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/sky130_fd_pr__nfet_01v8_75Z3GH.mag -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/sky130_fd_pr__nfet_01v8_L7T3GD.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/sky130_fd_pr__nfet_01v8_L7T3GD.mag -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_M479BZ.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_M479BZ.mag -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_M4BK9Z.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_M4BK9Z.mag -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_M4CK9Z.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_M4CK9Z.mag -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_lvt_B593L7.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_lvt_B593L7.mag -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_lvt_B59788.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_lvt_B59788.mag -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_lvt_B5Z5L7.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_lvt_B5Z5L7.mag -------------------------------------------------------------------------------- /layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_lvt_B5ZBEA.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/offset_calibration/sky130_fd_pr__pfet_01v8_lvt_B5ZBEA.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/latched_comparator.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/latched_comparator.spice -------------------------------------------------------------------------------- /layout/subcells/preamplifier/latched_comparator_flat.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/latched_comparator_flat.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/preamplifier.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/preamplifier.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/preamplifier.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/preamplifier.spice -------------------------------------------------------------------------------- /layout/subcells/preamplifier/preamplifier_flat.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/preamplifier_flat.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/preamplifier_flat.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/preamplifier_flat.spice -------------------------------------------------------------------------------- /layout/subcells/preamplifier/preamplifier_sch.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/preamplifier_sch.spice -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_47MGSE.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_47MGSE.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_54HFYC.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_54HFYC.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_648S5X.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_648S5X.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_64Z3AY.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_64Z3AY.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_6CGFGL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_6CGFGL.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_79ES57.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_79ES57.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_7CP4KT.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_7CP4KT.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_8MAGGD.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_8MAGGD.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_8X7SGT.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_8X7SGT.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_8XY39T.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_8XY39T.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_9CSMYC.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_9CSMYC.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_ATLS57.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_ATLS57.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_BX7S53.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_BX7S53.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_F5PS5H.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_F5PS5H.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_HNLS5R.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_HNLS5R.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_N8S898.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_N8S898.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_NN7G68.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_NN7G68.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_QLNS5P.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_QLNS5P.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_RFSME7.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_RFSME7.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_SC2JGL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_SC2JGL.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_TAHS5V.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_TAHS5V.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_TJECP3.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_TJECP3.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_VGBCTM.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_VGBCTM.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_WKNS5B.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_WKNS5B.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_lvt_56HSEP.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_lvt_56HSEP.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_lvt_848SEM.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_lvt_848SEM.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_lvt_J2SMXT.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_01v8_lvt_J2SMXT.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_03v3_nvt_HRGAG2.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_03v3_nvt_HRGAG2.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_03v3_nvt_SMGAG4.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_03v3_nvt_SMGAG4.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_03v3_nvt_WSEAZ2.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_03v3_nvt_WSEAZ2.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__nfet_03v3_nvt_Y5TA2C.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__nfet_03v3_nvt_Y5TA2C.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_3QWEX8.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_3QWEX8.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_7Q3V83.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_7Q3V83.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_GCK2T6.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_GCK2T6.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_KPH3BL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_KPH3BL.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_LG57AL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_LG57AL.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_LGS3BL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_LGS3BL.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_QDXUZD.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_QDXUZD.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_SKD59K.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_SKD59K.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XG57AL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XG57AL.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XGS3BL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XGS3BL.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XP3597.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XP3597.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPD329.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPD329.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPDPY6.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPDPY6.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPHCT5.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPHCT5.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPHLY6.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPHLY6.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPKDX6.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPKDX6.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPKR87.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPKR87.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPWEX6.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_XPWEX6.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_hvt_U47ZGH.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_hvt_U47ZGH.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_hvt_UGACMG.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_hvt_UGACMG.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_hvt_XQBJHL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_hvt_XQBJHL.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_hvt_YXDZGH.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_hvt_YXDZGH.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_lvt_3V5SVM.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_lvt_3V5SVM.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_lvt_3VR9VM.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_lvt_3VR9VM.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_lvt_6VC8VM.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_lvt_6VC8VM.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_lvt_X3C8VM.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_lvt_X3C8VM.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_lvt_XDE7VM.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__pfet_01v8_lvt_XDE7VM.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__res_high_po_0p35_699HP9.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__res_high_po_0p35_699HP9.mag -------------------------------------------------------------------------------- /layout/subcells/preamplifier/sky130_fd_pr__res_high_po_0p35_NFQ4JE.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/preamplifier/sky130_fd_pr__res_high_po_0p35_NFQ4JE.mag -------------------------------------------------------------------------------- /layout/subcells/state_machine/state_machine.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/state_machine/state_machine.mag -------------------------------------------------------------------------------- /layout/subcells/state_machine/state_machine.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/state_machine/state_machine.spice -------------------------------------------------------------------------------- /layout/subcells/state_machine/state_machine_openlane_generated.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/state_machine/state_machine_openlane_generated.spice -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_4AP47J.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_4AP47J.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_BG2JC8.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_BG2JC8.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_CA2JC5.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_CA2JC5.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_D6PFL8.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_D6PFL8.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_D7GFC4.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_D7GFC4.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_HYT5K5.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_HYT5K5.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_HYT5PW.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_HYT5PW.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_JLF2KS.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_JLF2KS.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_KJGFCE.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_KJGFCE.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_KJP4PL.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_KJP4PL.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_SDPJLJ.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_SDPJLJ.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_VCR5PC.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_VCR5PC.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_WAJRPR.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_WAJRPR.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_X9SDGX.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_X9SDGX.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_Z6SMC4.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_Z6SMC4.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_D7GFC4.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_D7GFC4.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_HYT5PW.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_HYT5PW.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_KJGFCE.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_KJGFCE.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_KJGFCG.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_KJGFCG.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_PPAFQT.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_PPAFQT.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_Z6SMC4.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__nfet_01v8_lvt_Z6SMC4.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_4Y9RD3.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_4Y9RD3.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_BA634A.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_BA634A.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_D3D366.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_D3D366.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_E3D36G.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_E3D36G.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_MA6TCW.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_MA6TCW.mag -------------------------------------------------------------------------------- /layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_MAARD9.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/sky130_fd_pr__pfet_01v8_lvt_MAARD9.mag -------------------------------------------------------------------------------- /layout/subcells/switches/switches.mag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/switches.mag -------------------------------------------------------------------------------- /layout/subcells/switches/switches.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/switches.spice -------------------------------------------------------------------------------- /layout/subcells/switches/switches_sch.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/layout/subcells/switches/switches_sch.spice -------------------------------------------------------------------------------- /media/dnl_inl.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/media/dnl_inl.png -------------------------------------------------------------------------------- /media/layout_picture.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/media/layout_picture.png -------------------------------------------------------------------------------- /media/spectrum.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/media/spectrum.png -------------------------------------------------------------------------------- /media/waveforms.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/media/waveforms.png -------------------------------------------------------------------------------- /schematic/SAR_ADC_12bit.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/SAR_ADC_12bit.sch -------------------------------------------------------------------------------- /schematic/SAR_ADC_12bit.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/SAR_ADC_12bit.sym -------------------------------------------------------------------------------- /schematic/subcells/CDAC/CDAC_12bit.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/CDAC/CDAC_12bit.sym -------------------------------------------------------------------------------- /schematic/subcells/CDAC/xschemrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/CDAC/xschemrc -------------------------------------------------------------------------------- /schematic/subcells/bootstrap/bootstrap.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/bootstrap/bootstrap.sch -------------------------------------------------------------------------------- /schematic/subcells/bootstrap/bootstrap.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/bootstrap/bootstrap.sym -------------------------------------------------------------------------------- /schematic/subcells/bootstrap/xschemrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/bootstrap/xschemrc -------------------------------------------------------------------------------- /schematic/subcells/break_before_make/break_before_make.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/break_before_make/break_before_make.sch -------------------------------------------------------------------------------- /schematic/subcells/break_before_make/break_before_make.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/break_before_make/break_before_make.sym -------------------------------------------------------------------------------- /schematic/subcells/break_before_make/xschemrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/break_before_make/xschemrc -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C0_dummy.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C0_dummy.sch -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C0_dummy.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C0_dummy.sym -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C10.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C10.sch -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C10.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C10.sym -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C5.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C5.sch -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C5.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C5.sym -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C6.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C6.sch -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C6.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C6.sym -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C7.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C7.sch -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C7.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C7.sym -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C8.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C8.sch -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C8.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C8.sym -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C9.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C9.sch -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_C9.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_C9.sym -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_VCM.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_VCM.sch -------------------------------------------------------------------------------- /schematic/subcells/individual_switches/switch_VCM.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/individual_switches/switch_VCM.sym -------------------------------------------------------------------------------- /schematic/subcells/latched_comparator/latched_comparator.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/latched_comparator/latched_comparator.sch -------------------------------------------------------------------------------- /schematic/subcells/latched_comparator/latched_comparator.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/latched_comparator/latched_comparator.sym -------------------------------------------------------------------------------- /schematic/subcells/latched_comparator/xschemrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/latched_comparator/xschemrc -------------------------------------------------------------------------------- /schematic/subcells/offset_calibration/offset_calibration.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/offset_calibration/offset_calibration.sch -------------------------------------------------------------------------------- /schematic/subcells/offset_calibration/offset_calibration.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/offset_calibration/offset_calibration.sym -------------------------------------------------------------------------------- /schematic/subcells/offset_calibration/xschemrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/offset_calibration/xschemrc -------------------------------------------------------------------------------- /schematic/subcells/preamplifier/preamplifier.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/preamplifier/preamplifier.sch -------------------------------------------------------------------------------- /schematic/subcells/preamplifier/preamplifier.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/preamplifier/preamplifier.sym -------------------------------------------------------------------------------- /schematic/subcells/preamplifier/xschemrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/preamplifier/xschemrc -------------------------------------------------------------------------------- /schematic/subcells/state_machine/openlane/config.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/state_machine/openlane/config.json -------------------------------------------------------------------------------- /schematic/subcells/state_machine/openlane/pin_order.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/state_machine/openlane/pin_order.cfg -------------------------------------------------------------------------------- /schematic/subcells/state_machine/openlane/state_machine: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/state_machine/openlane/state_machine -------------------------------------------------------------------------------- /schematic/subcells/state_machine/openlane/state_machine.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/state_machine/openlane/state_machine.v -------------------------------------------------------------------------------- /schematic/subcells/state_machine/openlane/state_machine.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/state_machine/openlane/state_machine.vcd -------------------------------------------------------------------------------- /schematic/subcells/state_machine/openlane/state_machine_sim.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/state_machine/openlane/state_machine_sim.v -------------------------------------------------------------------------------- /schematic/subcells/state_machine/state_machine.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/state_machine/state_machine.spice -------------------------------------------------------------------------------- /schematic/subcells/state_machine/state_machine.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/state_machine/state_machine.sym -------------------------------------------------------------------------------- /schematic/subcells/state_machine/xschemrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/state_machine/xschemrc -------------------------------------------------------------------------------- /schematic/subcells/switches/switches.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/switches/switches.sch -------------------------------------------------------------------------------- /schematic/subcells/switches/switches.sym: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/switches/switches.sym -------------------------------------------------------------------------------- /schematic/subcells/switches/xschemrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/subcells/switches/xschemrc -------------------------------------------------------------------------------- /schematic/xschemrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/schematic/xschemrc -------------------------------------------------------------------------------- /simulations/DNL_INL_extractor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/simulations/DNL_INL_extractor.py -------------------------------------------------------------------------------- /simulations/bootstrap_sim.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/simulations/bootstrap_sim.sch -------------------------------------------------------------------------------- /simulations/simulation/bsim4v5.out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/simulations/simulation/bsim4v5.out -------------------------------------------------------------------------------- /simulations/simulation/top_level_differential_sim.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/simulations/simulation/top_level_differential_sim.spice -------------------------------------------------------------------------------- /simulations/simulation/top_level_enob_sim.spice: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/simulations/simulation/top_level_enob_sim.spice -------------------------------------------------------------------------------- /simulations/top_level_differential_sim.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/simulations/top_level_differential_sim.py -------------------------------------------------------------------------------- /simulations/top_level_differential_sim.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/simulations/top_level_differential_sim.sch -------------------------------------------------------------------------------- /simulations/top_level_enob_sim.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/simulations/top_level_enob_sim.py -------------------------------------------------------------------------------- /simulations/top_level_enob_sim.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/simulations/top_level_enob_sim.sch -------------------------------------------------------------------------------- /simulations/xschemrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/simulations/xschemrc -------------------------------------------------------------------------------- /validation/ideas.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rnunes2311/SAR_ADC_12bit/HEAD/validation/ideas.md --------------------------------------------------------------------------------