├── LICENSE.GPL2 ├── LICENSE.GPL3 ├── README.md ├── Verilog.pri ├── Verilog.pro ├── VlCrossRefModel.cpp ├── VlCrossRefModel.h ├── VlErrors.cpp ├── VlErrors.h ├── VlFileCache.cpp ├── VlFileCache.h ├── VlIncludes.cpp ├── VlIncludes.h ├── VlNumLex.cpp ├── VlNumLex.h ├── VlParser.cpp ├── VlParser.h ├── VlPpLexer.cpp ├── VlPpLexer.h ├── VlPpSymbols.cpp ├── VlPpSymbols.h ├── VlPreprocessor.cpp ├── VlPreprocessor.h ├── VlProjectConfig.cpp ├── VlProjectConfig.h ├── VlProjectFile.cpp ├── VlProjectFile.h ├── VlSynTree.cpp ├── VlSynTree.h ├── VlToken.cpp ├── VlToken.h ├── VlTokenType.cpp ├── VlTokenType.h ├── main.cpp └── syntax ├── Parser.frame ├── SystemVerilog12.ebnf ├── SystemVerilog12.keywords ├── Verilog.ebnf ├── Verilog.keywords ├── run_antlr3 ├── run_antlr3_plus ├── run_antlr4 ├── run_coco └── run_llgen /LICENSE.GPL2: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/LICENSE.GPL2 -------------------------------------------------------------------------------- /LICENSE.GPL3: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/LICENSE.GPL3 -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/README.md -------------------------------------------------------------------------------- /Verilog.pri: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/Verilog.pri -------------------------------------------------------------------------------- /Verilog.pro: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/Verilog.pro -------------------------------------------------------------------------------- /VlCrossRefModel.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlCrossRefModel.cpp -------------------------------------------------------------------------------- /VlCrossRefModel.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlCrossRefModel.h -------------------------------------------------------------------------------- /VlErrors.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlErrors.cpp -------------------------------------------------------------------------------- /VlErrors.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlErrors.h -------------------------------------------------------------------------------- /VlFileCache.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlFileCache.cpp -------------------------------------------------------------------------------- /VlFileCache.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlFileCache.h -------------------------------------------------------------------------------- /VlIncludes.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlIncludes.cpp -------------------------------------------------------------------------------- /VlIncludes.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlIncludes.h -------------------------------------------------------------------------------- /VlNumLex.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlNumLex.cpp -------------------------------------------------------------------------------- /VlNumLex.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlNumLex.h -------------------------------------------------------------------------------- /VlParser.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlParser.cpp -------------------------------------------------------------------------------- /VlParser.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlParser.h -------------------------------------------------------------------------------- /VlPpLexer.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlPpLexer.cpp -------------------------------------------------------------------------------- /VlPpLexer.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlPpLexer.h -------------------------------------------------------------------------------- /VlPpSymbols.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlPpSymbols.cpp -------------------------------------------------------------------------------- /VlPpSymbols.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlPpSymbols.h -------------------------------------------------------------------------------- /VlPreprocessor.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlPreprocessor.cpp -------------------------------------------------------------------------------- /VlPreprocessor.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlPreprocessor.h -------------------------------------------------------------------------------- /VlProjectConfig.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlProjectConfig.cpp -------------------------------------------------------------------------------- /VlProjectConfig.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlProjectConfig.h -------------------------------------------------------------------------------- /VlProjectFile.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlProjectFile.cpp -------------------------------------------------------------------------------- /VlProjectFile.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlProjectFile.h -------------------------------------------------------------------------------- /VlSynTree.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlSynTree.cpp -------------------------------------------------------------------------------- /VlSynTree.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlSynTree.h -------------------------------------------------------------------------------- /VlToken.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlToken.cpp -------------------------------------------------------------------------------- /VlToken.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlToken.h -------------------------------------------------------------------------------- /VlTokenType.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlTokenType.cpp -------------------------------------------------------------------------------- /VlTokenType.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/VlTokenType.h -------------------------------------------------------------------------------- /main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/main.cpp -------------------------------------------------------------------------------- /syntax/Parser.frame: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/syntax/Parser.frame -------------------------------------------------------------------------------- /syntax/SystemVerilog12.ebnf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/syntax/SystemVerilog12.ebnf -------------------------------------------------------------------------------- /syntax/SystemVerilog12.keywords: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/syntax/SystemVerilog12.keywords -------------------------------------------------------------------------------- /syntax/Verilog.ebnf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/syntax/Verilog.ebnf -------------------------------------------------------------------------------- /syntax/Verilog.keywords: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/syntax/Verilog.keywords -------------------------------------------------------------------------------- /syntax/run_antlr3: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/syntax/run_antlr3 -------------------------------------------------------------------------------- /syntax/run_antlr3_plus: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/syntax/run_antlr3_plus -------------------------------------------------------------------------------- /syntax/run_antlr4: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/syntax/run_antlr4 -------------------------------------------------------------------------------- /syntax/run_coco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/syntax/run_coco -------------------------------------------------------------------------------- /syntax/run_llgen: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rochus-keller/Verilog/HEAD/syntax/run_llgen --------------------------------------------------------------------------------