├── README.md ├── bd └── bd.tcl ├── component.xml ├── drivers └── bypass_controller_v1_0 │ ├── cpp │ ├── README │ ├── bypass.hpp │ ├── context.hpp │ ├── gpio.hpp │ ├── memory.hpp │ ├── memory_manager.hpp │ ├── memory_map.hpp │ ├── test.cpp │ └── xdma.hpp │ ├── data │ ├── bypass_controller.mdd │ └── bypass_controller.tcl │ ├── python │ ├── devmem.py │ ├── devmem.pyc │ └── non_drive.py │ └── src │ ├── CSRMap.h │ ├── DSC_controller.h │ ├── DSC_controller_reg.h │ ├── driver.cpp │ ├── driver_test.cpp │ ├── mk_dvr.sh │ ├── read_test.cpp │ └── write_test.cpp ├── example_designs ├── bfm_design │ ├── bypass_controller_v1_0_tb.sv │ └── design.tcl └── debug_hw_design │ ├── bypass_controller_v1_0_hw_test.tcl │ └── design.tcl ├── hdl ├── bypass_controller.vhd ├── bypass_controller_v1_0.vhd ├── bypass_controller_v1_0_S00_AXI.vhd ├── tbench.vhd └── tbench_behav.wcfg └── xgui └── bypass_controller_v1_0.tcl /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/README.md -------------------------------------------------------------------------------- /bd/bd.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/bd/bd.tcl -------------------------------------------------------------------------------- /component.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/component.xml -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/cpp/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/cpp/README -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/cpp/bypass.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/cpp/bypass.hpp -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/cpp/context.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/cpp/context.hpp -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/cpp/gpio.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/cpp/gpio.hpp -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/cpp/memory.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/cpp/memory.hpp -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/cpp/memory_manager.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/cpp/memory_manager.hpp -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/cpp/memory_map.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/cpp/memory_map.hpp -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/cpp/test.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/cpp/test.cpp -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/cpp/xdma.hpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/cpp/xdma.hpp -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/data/bypass_controller.mdd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/data/bypass_controller.mdd -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/data/bypass_controller.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/data/bypass_controller.tcl -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/python/devmem.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/python/devmem.py -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/python/devmem.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/python/devmem.pyc -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/python/non_drive.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/python/non_drive.py -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/src/CSRMap.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/src/CSRMap.h -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/src/DSC_controller.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/src/DSC_controller.h -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/src/DSC_controller_reg.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/src/DSC_controller_reg.h -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/src/driver.cpp: -------------------------------------------------------------------------------- 1 | #include "DSC_controller.h" 2 | 3 | -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/src/driver_test.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/src/driver_test.cpp -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/src/mk_dvr.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/src/mk_dvr.sh -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/src/read_test.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/src/read_test.cpp -------------------------------------------------------------------------------- /drivers/bypass_controller_v1_0/src/write_test.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/drivers/bypass_controller_v1_0/src/write_test.cpp -------------------------------------------------------------------------------- /example_designs/bfm_design/bypass_controller_v1_0_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/example_designs/bfm_design/bypass_controller_v1_0_tb.sv -------------------------------------------------------------------------------- /example_designs/bfm_design/design.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/example_designs/bfm_design/design.tcl -------------------------------------------------------------------------------- /example_designs/debug_hw_design/bypass_controller_v1_0_hw_test.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/example_designs/debug_hw_design/bypass_controller_v1_0_hw_test.tcl -------------------------------------------------------------------------------- /example_designs/debug_hw_design/design.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/example_designs/debug_hw_design/design.tcl -------------------------------------------------------------------------------- /hdl/bypass_controller.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/hdl/bypass_controller.vhd -------------------------------------------------------------------------------- /hdl/bypass_controller_v1_0.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/hdl/bypass_controller_v1_0.vhd -------------------------------------------------------------------------------- /hdl/bypass_controller_v1_0_S00_AXI.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/hdl/bypass_controller_v1_0_S00_AXI.vhd -------------------------------------------------------------------------------- /hdl/tbench.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/hdl/tbench.vhd -------------------------------------------------------------------------------- /hdl/tbench_behav.wcfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/hdl/tbench_behav.wcfg -------------------------------------------------------------------------------- /xgui/bypass_controller_v1_0.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsarwar87/xdma_dsc_byp_cltr/HEAD/xgui/bypass_controller_v1_0.tcl --------------------------------------------------------------------------------