├── .gitignore ├── Bluesim ├── Makefile ├── sample_transcript └── top_Sim_Standalone_exe ├── LICENSE.txt ├── README.md ├── RISCV_programs ├── C_tests_RV32IM │ ├── filters │ │ ├── dataset1.h │ │ ├── filters │ │ ├── filters.c │ │ ├── filters.map │ │ ├── filters.text │ │ └── filters_gendata.pl │ ├── hello │ │ ├── hello │ │ ├── hello.c │ │ ├── hello.map │ │ └── hello.text │ ├── intOpsTest │ │ ├── README.txt │ │ ├── genTests_c │ │ ├── intOpsTest │ │ ├── intOpsTest.c │ │ ├── intOpsTest.map │ │ ├── intOpsTest.text │ │ ├── opcodes.h │ │ └── test_data.h │ ├── median │ │ ├── dataset1.h │ │ ├── median.h │ │ ├── median.i │ │ ├── median_asm.S │ │ ├── median_gendata.pl │ │ ├── median_main │ │ ├── median_main.c │ │ ├── median_main.map │ │ └── median_main.text │ ├── multiply │ │ ├── dataset1.h │ │ ├── multiply.h │ │ ├── multiply.i │ │ ├── multiply_asm.S │ │ ├── multiply_gendata.pl │ │ ├── multiply_main │ │ ├── multiply_main.c │ │ ├── multiply_main.map │ │ └── multiply_main.text │ ├── print │ │ ├── print │ │ ├── print.c │ │ ├── print.map │ │ └── print.text │ ├── qsort │ │ ├── dataset1.h │ │ ├── qsort_gendata.pl │ │ ├── qsort_main │ │ ├── qsort_main.c │ │ ├── qsort_main.map │ │ └── qsort_main.text │ ├── towers │ │ ├── towers_main │ │ ├── towers_main.c │ │ ├── towers_main.map │ │ └── towers_main.text │ └── vvadd │ │ ├── dataset1.h │ │ ├── vvadd_gendata.pl │ │ ├── vvadd_main │ │ ├── vvadd_main.c │ │ ├── vvadd_main.map │ │ └── vvadd_main.text └── asm_tests_RV32IM │ └── CPI_test1 │ ├── CPI_test1 │ ├── CPI_test1.S │ ├── CPI_test1.map │ ├── CPI_test1.text │ └── README └── Verilogsim ├── Cpp_src ├── C_ConsoleIO_functions.c ├── C_ConsoleIO_functions.h ├── C_GetEnv_functions.c ├── C_GetEnv_functions.h ├── C_mem_model.c ├── C_mem_model.h └── sim_main.cpp ├── Makefile ├── Makefile_verilator ├── VmkTop_Sim_Standalone ├── sample_transcript └── verilog ├── BRAM2.v ├── FIFO2.v ├── FIFO20.v ├── RegFile.v ├── import_DPI_C_decls.vh ├── mkCPU.v ├── mkCSR_RegFile.v ├── mkDCache.v ├── mkDCache_Socket.v ├── mkFabric.v ├── mkICache.v ├── mkICache_Socket.v ├── mkIntMul_32.v ├── mkIntMul_64.v ├── mkMem_Controller.v ├── mkMem_Model.v ├── mkRISCV_Exec.v ├── mkRISCV_MBox.v ├── mkSim_Driver.v ├── mkSoC_Controller.v ├── mkSoC_Top.v ├── mkTop_Sim_Standalone.v ├── mkUART.v └── verilator_config.vlt /.gitignore: -------------------------------------------------------------------------------- 1 | README.html 2 | obj_dir 3 | -------------------------------------------------------------------------------- /Bluesim/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Bluesim/Makefile -------------------------------------------------------------------------------- /Bluesim/sample_transcript: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Bluesim/sample_transcript -------------------------------------------------------------------------------- /Bluesim/top_Sim_Standalone_exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Bluesim/top_Sim_Standalone_exe -------------------------------------------------------------------------------- /LICENSE.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/LICENSE.txt -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/README.md -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/filters/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/filters/dataset1.h -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/filters/filters: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/filters/filters -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/filters/filters.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/filters/filters.c -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/filters/filters.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/filters/filters.map -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/filters/filters.text: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/filters/filters.text -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/filters/filters_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/filters/filters_gendata.pl -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/hello/hello: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/hello/hello -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/hello/hello.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/hello/hello.c -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/hello/hello.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/hello/hello.map -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/hello/hello.text: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/hello/hello.text -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/intOpsTest/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/intOpsTest/README.txt -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/intOpsTest/genTests_c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/intOpsTest/genTests_c -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/intOpsTest/intOpsTest: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/intOpsTest/intOpsTest -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/intOpsTest/intOpsTest.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/intOpsTest/intOpsTest.c -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/intOpsTest/intOpsTest.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/intOpsTest/intOpsTest.map -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/intOpsTest/intOpsTest.text: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/intOpsTest/intOpsTest.text -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/intOpsTest/opcodes.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/intOpsTest/opcodes.h -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/intOpsTest/test_data.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/intOpsTest/test_data.h -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/median/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/median/dataset1.h -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/median/median.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/median/median.h -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/median/median.i: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/median/median.i -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/median/median_asm.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/median/median_asm.S -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/median/median_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/median/median_gendata.pl -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/median/median_main: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/median/median_main -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/median/median_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/median/median_main.c -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/median/median_main.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/median/median_main.map -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/median/median_main.text: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/median/median_main.text -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/multiply/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/multiply/dataset1.h -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/multiply/multiply.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/multiply/multiply.h -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/multiply/multiply.i: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/multiply/multiply.i -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/multiply/multiply_asm.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/multiply/multiply_asm.S -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/multiply/multiply_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/multiply/multiply_gendata.pl -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/multiply/multiply_main: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/multiply/multiply_main -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/multiply/multiply_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/multiply/multiply_main.c -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/multiply/multiply_main.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/multiply/multiply_main.map -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/multiply/multiply_main.text: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/multiply/multiply_main.text -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/print/print: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/print/print -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/print/print.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/print/print.c -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/print/print.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/print/print.map -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/print/print.text: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/print/print.text -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/qsort/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/qsort/dataset1.h -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/qsort/qsort_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/qsort/qsort_gendata.pl -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/qsort/qsort_main: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/qsort/qsort_main -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/qsort/qsort_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/qsort/qsort_main.c -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/qsort/qsort_main.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/qsort/qsort_main.map -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/qsort/qsort_main.text: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/qsort/qsort_main.text -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/towers/towers_main: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/towers/towers_main -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/towers/towers_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/towers/towers_main.c -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/towers/towers_main.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/towers/towers_main.map -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/towers/towers_main.text: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/towers/towers_main.text -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/vvadd/dataset1.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/vvadd/dataset1.h -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/vvadd/vvadd_gendata.pl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/vvadd/vvadd_gendata.pl -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/vvadd/vvadd_main: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/vvadd/vvadd_main -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/vvadd/vvadd_main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/vvadd/vvadd_main.c -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/vvadd/vvadd_main.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/vvadd/vvadd_main.map -------------------------------------------------------------------------------- /RISCV_programs/C_tests_RV32IM/vvadd/vvadd_main.text: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/C_tests_RV32IM/vvadd/vvadd_main.text -------------------------------------------------------------------------------- /RISCV_programs/asm_tests_RV32IM/CPI_test1/CPI_test1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/asm_tests_RV32IM/CPI_test1/CPI_test1 -------------------------------------------------------------------------------- /RISCV_programs/asm_tests_RV32IM/CPI_test1/CPI_test1.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/asm_tests_RV32IM/CPI_test1/CPI_test1.S -------------------------------------------------------------------------------- /RISCV_programs/asm_tests_RV32IM/CPI_test1/CPI_test1.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/asm_tests_RV32IM/CPI_test1/CPI_test1.map -------------------------------------------------------------------------------- /RISCV_programs/asm_tests_RV32IM/CPI_test1/CPI_test1.text: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/asm_tests_RV32IM/CPI_test1/CPI_test1.text -------------------------------------------------------------------------------- /RISCV_programs/asm_tests_RV32IM/CPI_test1/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/RISCV_programs/asm_tests_RV32IM/CPI_test1/README -------------------------------------------------------------------------------- /Verilogsim/Cpp_src/C_ConsoleIO_functions.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/Cpp_src/C_ConsoleIO_functions.c -------------------------------------------------------------------------------- /Verilogsim/Cpp_src/C_ConsoleIO_functions.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/Cpp_src/C_ConsoleIO_functions.h -------------------------------------------------------------------------------- /Verilogsim/Cpp_src/C_GetEnv_functions.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/Cpp_src/C_GetEnv_functions.c -------------------------------------------------------------------------------- /Verilogsim/Cpp_src/C_GetEnv_functions.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/Cpp_src/C_GetEnv_functions.h -------------------------------------------------------------------------------- /Verilogsim/Cpp_src/C_mem_model.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/Cpp_src/C_mem_model.c -------------------------------------------------------------------------------- /Verilogsim/Cpp_src/C_mem_model.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/Cpp_src/C_mem_model.h -------------------------------------------------------------------------------- /Verilogsim/Cpp_src/sim_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/Cpp_src/sim_main.cpp -------------------------------------------------------------------------------- /Verilogsim/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/Makefile -------------------------------------------------------------------------------- /Verilogsim/Makefile_verilator: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/Makefile_verilator -------------------------------------------------------------------------------- /Verilogsim/VmkTop_Sim_Standalone: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/VmkTop_Sim_Standalone -------------------------------------------------------------------------------- /Verilogsim/sample_transcript: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/sample_transcript -------------------------------------------------------------------------------- /Verilogsim/verilog/BRAM2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/BRAM2.v -------------------------------------------------------------------------------- /Verilogsim/verilog/FIFO2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/FIFO2.v -------------------------------------------------------------------------------- /Verilogsim/verilog/FIFO20.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/FIFO20.v -------------------------------------------------------------------------------- /Verilogsim/verilog/RegFile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/RegFile.v -------------------------------------------------------------------------------- /Verilogsim/verilog/import_DPI_C_decls.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/import_DPI_C_decls.vh -------------------------------------------------------------------------------- /Verilogsim/verilog/mkCPU.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkCPU.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkCSR_RegFile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkCSR_RegFile.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkDCache.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkDCache.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkDCache_Socket.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkDCache_Socket.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkFabric.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkFabric.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkICache.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkICache.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkICache_Socket.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkICache_Socket.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkIntMul_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkIntMul_32.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkIntMul_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkIntMul_64.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkMem_Controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkMem_Controller.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkMem_Model.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkMem_Model.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkRISCV_Exec.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkRISCV_Exec.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkRISCV_MBox.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkRISCV_MBox.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkSim_Driver.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkSim_Driver.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkSoC_Controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkSoC_Controller.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkSoC_Top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkSoC_Top.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkTop_Sim_Standalone.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkTop_Sim_Standalone.v -------------------------------------------------------------------------------- /Verilogsim/verilog/mkUART.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/mkUART.v -------------------------------------------------------------------------------- /Verilogsim/verilog/verilator_config.vlt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/rsnikhil/RISCV_Piccolo_v1/HEAD/Verilogsim/verilog/verilator_config.vlt --------------------------------------------------------------------------------