├── .gitignore ├── LICENSE ├── Makefile ├── README.md ├── checksums.txt ├── clk_for_spi.v ├── defs.vh ├── get_mem_model.sh ├── impl.sh ├── impl.tcl ├── mem_Q128_bottom.vmf ├── n25q_force.patch ├── qspi_mem_controller.v ├── sfdp.vmf ├── sim_iverilog.sh ├── sim_vivado.prj ├── sim_vivado.sh ├── spi_cmd.v ├── testbench.v ├── top.v └── top.xdc /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/README.md -------------------------------------------------------------------------------- /checksums.txt: -------------------------------------------------------------------------------- 1 | 893557884913975802c49e3cb0c0cd1a n25q128a13e_3v_micronxip_vg12,-d-,tar.gz 2 | -------------------------------------------------------------------------------- /clk_for_spi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/clk_for_spi.v -------------------------------------------------------------------------------- /defs.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/defs.vh -------------------------------------------------------------------------------- /get_mem_model.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/get_mem_model.sh -------------------------------------------------------------------------------- /impl.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/impl.sh -------------------------------------------------------------------------------- /impl.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/impl.tcl -------------------------------------------------------------------------------- /mem_Q128_bottom.vmf: -------------------------------------------------------------------------------- 1 | N25Q128A13E_VG12/sim/mem_Q128_bottom.vmf -------------------------------------------------------------------------------- /n25q_force.patch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/n25q_force.patch -------------------------------------------------------------------------------- /qspi_mem_controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/qspi_mem_controller.v -------------------------------------------------------------------------------- /sfdp.vmf: -------------------------------------------------------------------------------- 1 | N25Q128A13E_VG12/sim/sfdp.vmf -------------------------------------------------------------------------------- /sim_iverilog.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/sim_iverilog.sh -------------------------------------------------------------------------------- /sim_vivado.prj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/sim_vivado.prj -------------------------------------------------------------------------------- /sim_vivado.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/sim_vivado.sh -------------------------------------------------------------------------------- /spi_cmd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/spi_cmd.v -------------------------------------------------------------------------------- /testbench.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/testbench.v -------------------------------------------------------------------------------- /top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/top.v -------------------------------------------------------------------------------- /top.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sergachev/spi_mem_programmer/HEAD/top.xdc --------------------------------------------------------------------------------