├── .gitignore ├── Makefile ├── README.md ├── altera └── onehot_to_bin.v ├── bcd ├── add3.v ├── bin2bcd8.v ├── bin2bcd8_test.v ├── bin2bcd_serial.v └── bin2bcd_serial_test.v ├── gtksav ├── .gitattributes ├── obin2bcd8.sav ├── obin2bcdN.sav ├── obin2bcd_serial.sav ├── ohash.sav ├── ohashmap.sav ├── olittletoe.sav ├── opcap.sav ├── oxml.sav └── pcap10gb ├── hash ├── build.sh ├── jenkins.c ├── jenkins.csv ├── jenkins.knowngood ├── jenkins.v ├── jenkins_test.v ├── serialMap.v ├── serialMap_test.v └── symTable.list ├── littletoe ├── tcp-4846-connect-disconnect.pcap ├── tcp-9661-closed.pcap ├── tcp.v ├── tcp_test.v └── timing.wavedrom.html ├── pcap ├── pcapparser_10gbmac.v ├── pcapparser_10gbmac_test.v ├── pcapparser_1gb.v ├── pcapparser_1gb_test.v ├── pcapwriter_10gbmac.v ├── tcp-4846-connect-disconnect.pcap └── tcp-9661-closed.pcap ├── scramble └── scramtest.v ├── symbolgen ├── README.md ├── hard │ ├── lm32_adder.v │ ├── lm32_addsub.v │ ├── lm32_cpu.v │ ├── lm32_dcache.v │ ├── lm32_decoder.v │ ├── lm32_icache.v │ └── lm32_include.v ├── modules.py ├── ploteg.py ├── verilog │ ├── gpio.v │ ├── sym1.v │ └── tpio.v └── verilogParse.py └── xml ├── XMLdecoder.v ├── XMLdecoder_test.v ├── stack_zeros.txt └── xmltest.txt /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/.gitignore -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/README.md -------------------------------------------------------------------------------- /altera/onehot_to_bin.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/altera/onehot_to_bin.v -------------------------------------------------------------------------------- /bcd/add3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/bcd/add3.v -------------------------------------------------------------------------------- /bcd/bin2bcd8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/bcd/bin2bcd8.v -------------------------------------------------------------------------------- /bcd/bin2bcd8_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/bcd/bin2bcd8_test.v -------------------------------------------------------------------------------- /bcd/bin2bcd_serial.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/bcd/bin2bcd_serial.v -------------------------------------------------------------------------------- /bcd/bin2bcd_serial_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/bcd/bin2bcd_serial_test.v -------------------------------------------------------------------------------- /gtksav/.gitattributes: -------------------------------------------------------------------------------- 1 | *.sav eol=lf -------------------------------------------------------------------------------- /gtksav/obin2bcd8.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/gtksav/obin2bcd8.sav -------------------------------------------------------------------------------- /gtksav/obin2bcdN.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/gtksav/obin2bcdN.sav -------------------------------------------------------------------------------- /gtksav/obin2bcd_serial.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/gtksav/obin2bcd_serial.sav -------------------------------------------------------------------------------- /gtksav/ohash.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/gtksav/ohash.sav -------------------------------------------------------------------------------- /gtksav/ohashmap.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/gtksav/ohashmap.sav -------------------------------------------------------------------------------- /gtksav/olittletoe.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/gtksav/olittletoe.sav -------------------------------------------------------------------------------- /gtksav/opcap.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/gtksav/opcap.sav -------------------------------------------------------------------------------- /gtksav/oxml.sav: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/gtksav/oxml.sav -------------------------------------------------------------------------------- /gtksav/pcap10gb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/gtksav/pcap10gb -------------------------------------------------------------------------------- /hash/build.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/hash/build.sh -------------------------------------------------------------------------------- /hash/jenkins.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/hash/jenkins.c -------------------------------------------------------------------------------- /hash/jenkins.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/hash/jenkins.csv -------------------------------------------------------------------------------- /hash/jenkins.knowngood: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/hash/jenkins.knowngood -------------------------------------------------------------------------------- /hash/jenkins.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/hash/jenkins.v -------------------------------------------------------------------------------- /hash/jenkins_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/hash/jenkins_test.v -------------------------------------------------------------------------------- /hash/serialMap.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/hash/serialMap.v -------------------------------------------------------------------------------- /hash/serialMap_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/hash/serialMap_test.v -------------------------------------------------------------------------------- /hash/symTable.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/hash/symTable.list -------------------------------------------------------------------------------- /littletoe/tcp-4846-connect-disconnect.pcap: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/littletoe/tcp-4846-connect-disconnect.pcap -------------------------------------------------------------------------------- /littletoe/tcp-9661-closed.pcap: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/littletoe/tcp-9661-closed.pcap -------------------------------------------------------------------------------- /littletoe/tcp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/littletoe/tcp.v -------------------------------------------------------------------------------- /littletoe/tcp_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/littletoe/tcp_test.v -------------------------------------------------------------------------------- /littletoe/timing.wavedrom.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/littletoe/timing.wavedrom.html -------------------------------------------------------------------------------- /pcap/pcapparser_10gbmac.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/pcap/pcapparser_10gbmac.v -------------------------------------------------------------------------------- /pcap/pcapparser_10gbmac_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/pcap/pcapparser_10gbmac_test.v -------------------------------------------------------------------------------- /pcap/pcapparser_1gb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/pcap/pcapparser_1gb.v -------------------------------------------------------------------------------- /pcap/pcapparser_1gb_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/pcap/pcapparser_1gb_test.v -------------------------------------------------------------------------------- /pcap/pcapwriter_10gbmac.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/pcap/pcapwriter_10gbmac.v -------------------------------------------------------------------------------- /pcap/tcp-4846-connect-disconnect.pcap: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/pcap/tcp-4846-connect-disconnect.pcap -------------------------------------------------------------------------------- /pcap/tcp-9661-closed.pcap: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/pcap/tcp-9661-closed.pcap -------------------------------------------------------------------------------- /scramble/scramtest.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/scramble/scramtest.v -------------------------------------------------------------------------------- /symbolgen/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/README.md -------------------------------------------------------------------------------- /symbolgen/hard/lm32_adder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/hard/lm32_adder.v -------------------------------------------------------------------------------- /symbolgen/hard/lm32_addsub.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/hard/lm32_addsub.v -------------------------------------------------------------------------------- /symbolgen/hard/lm32_cpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/hard/lm32_cpu.v -------------------------------------------------------------------------------- /symbolgen/hard/lm32_dcache.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/hard/lm32_dcache.v -------------------------------------------------------------------------------- /symbolgen/hard/lm32_decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/hard/lm32_decoder.v -------------------------------------------------------------------------------- /symbolgen/hard/lm32_icache.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/hard/lm32_icache.v -------------------------------------------------------------------------------- /symbolgen/hard/lm32_include.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/hard/lm32_include.v -------------------------------------------------------------------------------- /symbolgen/modules.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/modules.py -------------------------------------------------------------------------------- /symbolgen/ploteg.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/ploteg.py -------------------------------------------------------------------------------- /symbolgen/verilog/gpio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/verilog/gpio.v -------------------------------------------------------------------------------- /symbolgen/verilog/sym1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/verilog/sym1.v -------------------------------------------------------------------------------- /symbolgen/verilog/tpio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/verilog/tpio.v -------------------------------------------------------------------------------- /symbolgen/verilogParse.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/symbolgen/verilogParse.py -------------------------------------------------------------------------------- /xml/XMLdecoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/xml/XMLdecoder.v -------------------------------------------------------------------------------- /xml/XMLdecoder_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/xml/XMLdecoder_test.v -------------------------------------------------------------------------------- /xml/stack_zeros.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/xml/stack_zeros.txt -------------------------------------------------------------------------------- /xml/xmltest.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/shuckc/verilog-utils/HEAD/xml/xmltest.txt --------------------------------------------------------------------------------