├── .github └── FUNDING.yml ├── .gitignore ├── .gitmodules ├── CODE_OF_CONDUCT.md ├── CONTRIBUTING.md ├── LICENSE ├── README.adoc ├── betrusted-soc.py ├── bin ├── gdbscript └── rust-rom.sh ├── dummy.nky ├── gateware ├── aes_reg_litex.sv ├── cpu │ ├── VexRiscv_BetrustedSoC_Debug.v │ ├── VexRiscv_BetrustedSoC_Debug.yaml │ ├── VexRiscv_HaD_Debug.v │ └── VexRiscv_HaD_Debug.yaml ├── i2c │ ├── __init__.py │ ├── core.py │ ├── i2c_master_bit_ctrl.v │ ├── i2c_master_byte_ctrl.v │ ├── i2c_master_defines.v │ └── i2c_master_top.v ├── info │ ├── __init__.py │ ├── git.py │ └── platform.py ├── keyboard.py ├── memlcd.py ├── messible.py ├── spi.py ├── spimemio.v ├── spinor.py ├── sram_32.py ├── ticktimer.py └── trng │ ├── __init__.py │ └── ring_osc.py ├── lxbuildenv.py ├── sim ├── bios │ ├── Makefile │ ├── boot-helper-lm32.S │ ├── boot-helper-minerva.S │ ├── boot-helper-mor1kx.S │ ├── boot-helper-picorv32.S │ ├── boot-helper-rocket.S │ ├── boot-helper-vexriscv.S │ ├── boot.c │ ├── boot.h │ ├── common.mak │ ├── include │ │ ├── base │ │ │ ├── assert.h │ │ │ ├── console.h │ │ │ ├── crc.h │ │ │ ├── csr-defs.h │ │ │ ├── ctype.h │ │ │ ├── endian.h │ │ │ ├── errno.h │ │ │ ├── float.h │ │ │ ├── id.h │ │ │ ├── inet.h │ │ │ ├── inttypes.h │ │ │ ├── irq.h │ │ │ ├── limits.h │ │ │ ├── math.h │ │ │ ├── mdio.h │ │ │ ├── picorv32-extraops.S │ │ │ ├── pthread.h │ │ │ ├── spiflash.h │ │ │ ├── spr-defs.h │ │ │ ├── stdarg.h │ │ │ ├── stdbool.h │ │ │ ├── stddef.h │ │ │ ├── stdint.h │ │ │ ├── stdio.h │ │ │ ├── stdlib.h │ │ │ ├── string.h │ │ │ ├── system.h │ │ │ ├── time.h │ │ │ └── uart.h │ │ ├── basec++ │ │ │ ├── algorithm │ │ │ ├── cstddef │ │ │ ├── cstdlib │ │ │ └── new │ │ ├── dyld │ │ │ ├── dlfcn.h │ │ │ ├── dyld.h │ │ │ ├── elf.h │ │ │ └── link.h │ │ ├── fdlibm │ │ │ └── fdlibm.h │ │ ├── hw │ │ │ ├── common.h │ │ │ └── flags.h │ │ └── net │ │ │ ├── microudp.h │ │ │ └── tftp.h │ ├── isr.c │ ├── libbase │ │ ├── Makefile │ │ ├── console.c │ │ ├── crc16.c │ │ ├── crc32.c │ │ ├── crt0-lm32.S │ │ ├── crt0-microwatt.S │ │ ├── crt0-minerva.S │ │ ├── crt0-mor1kx.S │ │ ├── crt0-picorv32.S │ │ ├── crt0-rocket.S │ │ ├── crt0-vexriscv.S │ │ ├── errno.c │ │ ├── exception.c │ │ ├── id.c │ │ ├── libc.c │ │ ├── linker-sdram.ld │ │ ├── mdio.c │ │ ├── qsort.c │ │ ├── spiflash.c │ │ ├── strcasecmp.c │ │ ├── strtod.c │ │ ├── system.c │ │ ├── time.c │ │ ├── uart.c │ │ └── vsnprintf.c │ ├── libcompiler_rt │ │ ├── Makefile │ │ └── mulsi3.c │ ├── libnet │ │ ├── Makefile │ │ ├── microudp.c │ │ └── tftp.c │ ├── linker.ld │ ├── linker_rom.ld │ ├── linker_spi.ld │ ├── main.c │ ├── sdram.c │ ├── sdram.h │ └── sfl.h ├── glbl.v ├── kbd │ └── sim_kbd.py ├── memlcd │ └── sim_memlcd.py ├── spi │ └── sim_spi.py ├── spiflash │ ├── MX66UM1G45G │ │ ├── MX66UM1G45G.v │ │ └── README.txt │ ├── make_memh.py │ └── sim_spiflash.py └── sram32 │ └── sim_sram32.py └── sw ├── .cargo └── config ├── Cargo.toml ├── alloc-riscv ├── CHANGELOG.md ├── CODE_OF_CONDUCT.md ├── Cargo.toml ├── LICENSE-APACHE ├── LICENSE-MIT ├── README.md └── src │ └── lib.rs ├── betrusted-hal ├── Cargo.toml └── src │ ├── hal_com.rs │ ├── hal_i2c.rs │ ├── hal_kbd.rs │ ├── hal_lcd.rs │ ├── hal_time.rs │ ├── hal_uart.rs │ ├── hal_xadc.rs │ └── lib.rs ├── betrusted-pac └── Cargo.toml ├── build.rs ├── efuse-api ├── .cargo │ └── config ├── Cargo.toml ├── src │ └── lib.rs └── tests │ └── jtag_tests.rs ├── efuse-ecc ├── .cargo │ └── config ├── Cargo.toml └── src │ └── lib.rs ├── jtag ├── Cargo.toml └── src │ └── lib.rs ├── memory.x ├── rebuild-pac.sh ├── rom-inject ├── .cargo │ └── config ├── Cargo.toml └── README.md ├── src └── main.rs └── xous-nommu ├── Cargo.toml └── src ├── definitions.rs ├── irq.rs ├── lib.rs ├── macros.rs └── syscalls.rs /.github/FUNDING.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/.github/FUNDING.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/.gitmodules -------------------------------------------------------------------------------- /CODE_OF_CONDUCT.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/CODE_OF_CONDUCT.md -------------------------------------------------------------------------------- /CONTRIBUTING.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/CONTRIBUTING.md -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/LICENSE -------------------------------------------------------------------------------- /README.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/README.adoc -------------------------------------------------------------------------------- /betrusted-soc.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/betrusted-soc.py -------------------------------------------------------------------------------- /bin/gdbscript: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/bin/gdbscript -------------------------------------------------------------------------------- /bin/rust-rom.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/bin/rust-rom.sh -------------------------------------------------------------------------------- /dummy.nky: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/dummy.nky -------------------------------------------------------------------------------- /gateware/aes_reg_litex.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/aes_reg_litex.sv -------------------------------------------------------------------------------- /gateware/cpu/VexRiscv_BetrustedSoC_Debug.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/cpu/VexRiscv_BetrustedSoC_Debug.v -------------------------------------------------------------------------------- /gateware/cpu/VexRiscv_BetrustedSoC_Debug.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/cpu/VexRiscv_BetrustedSoC_Debug.yaml -------------------------------------------------------------------------------- /gateware/cpu/VexRiscv_HaD_Debug.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/cpu/VexRiscv_HaD_Debug.v -------------------------------------------------------------------------------- /gateware/cpu/VexRiscv_HaD_Debug.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/cpu/VexRiscv_HaD_Debug.yaml -------------------------------------------------------------------------------- /gateware/i2c/__init__.py: -------------------------------------------------------------------------------- 1 | from gateware.i2c.core import RTLI2C 2 | 3 | -------------------------------------------------------------------------------- /gateware/i2c/core.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/i2c/core.py -------------------------------------------------------------------------------- /gateware/i2c/i2c_master_bit_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/i2c/i2c_master_bit_ctrl.v -------------------------------------------------------------------------------- /gateware/i2c/i2c_master_byte_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/i2c/i2c_master_byte_ctrl.v -------------------------------------------------------------------------------- /gateware/i2c/i2c_master_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/i2c/i2c_master_defines.v -------------------------------------------------------------------------------- /gateware/i2c/i2c_master_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/i2c/i2c_master_top.v -------------------------------------------------------------------------------- /gateware/info/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/info/__init__.py -------------------------------------------------------------------------------- /gateware/info/git.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/info/git.py -------------------------------------------------------------------------------- /gateware/info/platform.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/info/platform.py -------------------------------------------------------------------------------- /gateware/keyboard.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/keyboard.py -------------------------------------------------------------------------------- /gateware/memlcd.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/memlcd.py -------------------------------------------------------------------------------- /gateware/messible.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/messible.py -------------------------------------------------------------------------------- /gateware/spi.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/spi.py -------------------------------------------------------------------------------- /gateware/spimemio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/spimemio.v -------------------------------------------------------------------------------- /gateware/spinor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/spinor.py -------------------------------------------------------------------------------- /gateware/sram_32.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/sram_32.py -------------------------------------------------------------------------------- /gateware/ticktimer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/ticktimer.py -------------------------------------------------------------------------------- /gateware/trng/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/trng/__init__.py -------------------------------------------------------------------------------- /gateware/trng/ring_osc.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/gateware/trng/ring_osc.py -------------------------------------------------------------------------------- /lxbuildenv.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/lxbuildenv.py -------------------------------------------------------------------------------- /sim/bios/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/Makefile -------------------------------------------------------------------------------- /sim/bios/boot-helper-lm32.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/boot-helper-lm32.S -------------------------------------------------------------------------------- /sim/bios/boot-helper-minerva.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/boot-helper-minerva.S -------------------------------------------------------------------------------- /sim/bios/boot-helper-mor1kx.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/boot-helper-mor1kx.S -------------------------------------------------------------------------------- /sim/bios/boot-helper-picorv32.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/boot-helper-picorv32.S -------------------------------------------------------------------------------- /sim/bios/boot-helper-rocket.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/boot-helper-rocket.S -------------------------------------------------------------------------------- /sim/bios/boot-helper-vexriscv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/boot-helper-vexriscv.S -------------------------------------------------------------------------------- /sim/bios/boot.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/boot.c -------------------------------------------------------------------------------- /sim/bios/boot.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/boot.h -------------------------------------------------------------------------------- /sim/bios/common.mak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/common.mak -------------------------------------------------------------------------------- /sim/bios/include/base/assert.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/assert.h -------------------------------------------------------------------------------- /sim/bios/include/base/console.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/console.h -------------------------------------------------------------------------------- /sim/bios/include/base/crc.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/crc.h -------------------------------------------------------------------------------- /sim/bios/include/base/csr-defs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/csr-defs.h -------------------------------------------------------------------------------- /sim/bios/include/base/ctype.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/ctype.h -------------------------------------------------------------------------------- /sim/bios/include/base/endian.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/endian.h -------------------------------------------------------------------------------- /sim/bios/include/base/errno.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/errno.h -------------------------------------------------------------------------------- /sim/bios/include/base/float.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/float.h -------------------------------------------------------------------------------- /sim/bios/include/base/id.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/id.h -------------------------------------------------------------------------------- /sim/bios/include/base/inet.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/inet.h -------------------------------------------------------------------------------- /sim/bios/include/base/inttypes.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/inttypes.h -------------------------------------------------------------------------------- /sim/bios/include/base/irq.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/irq.h -------------------------------------------------------------------------------- /sim/bios/include/base/limits.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/limits.h -------------------------------------------------------------------------------- /sim/bios/include/base/math.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/math.h -------------------------------------------------------------------------------- /sim/bios/include/base/mdio.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/mdio.h -------------------------------------------------------------------------------- /sim/bios/include/base/picorv32-extraops.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/picorv32-extraops.S -------------------------------------------------------------------------------- /sim/bios/include/base/pthread.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/pthread.h -------------------------------------------------------------------------------- /sim/bios/include/base/spiflash.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/spiflash.h -------------------------------------------------------------------------------- /sim/bios/include/base/spr-defs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/spr-defs.h -------------------------------------------------------------------------------- /sim/bios/include/base/stdarg.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/stdarg.h -------------------------------------------------------------------------------- /sim/bios/include/base/stdbool.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/stdbool.h -------------------------------------------------------------------------------- /sim/bios/include/base/stddef.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/stddef.h -------------------------------------------------------------------------------- /sim/bios/include/base/stdint.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/stdint.h -------------------------------------------------------------------------------- /sim/bios/include/base/stdio.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/stdio.h -------------------------------------------------------------------------------- /sim/bios/include/base/stdlib.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/stdlib.h -------------------------------------------------------------------------------- /sim/bios/include/base/string.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/string.h -------------------------------------------------------------------------------- /sim/bios/include/base/system.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/system.h -------------------------------------------------------------------------------- /sim/bios/include/base/time.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/time.h -------------------------------------------------------------------------------- /sim/bios/include/base/uart.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/base/uart.h -------------------------------------------------------------------------------- /sim/bios/include/basec++/algorithm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/basec++/algorithm -------------------------------------------------------------------------------- /sim/bios/include/basec++/cstddef: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/basec++/cstddef -------------------------------------------------------------------------------- /sim/bios/include/basec++/cstdlib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/basec++/cstdlib -------------------------------------------------------------------------------- /sim/bios/include/basec++/new: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/basec++/new -------------------------------------------------------------------------------- /sim/bios/include/dyld/dlfcn.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/dyld/dlfcn.h -------------------------------------------------------------------------------- /sim/bios/include/dyld/dyld.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/dyld/dyld.h -------------------------------------------------------------------------------- /sim/bios/include/dyld/elf.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/dyld/elf.h -------------------------------------------------------------------------------- /sim/bios/include/dyld/link.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/dyld/link.h -------------------------------------------------------------------------------- /sim/bios/include/fdlibm/fdlibm.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/fdlibm/fdlibm.h -------------------------------------------------------------------------------- /sim/bios/include/hw/common.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/hw/common.h -------------------------------------------------------------------------------- /sim/bios/include/hw/flags.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/hw/flags.h -------------------------------------------------------------------------------- /sim/bios/include/net/microudp.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/net/microudp.h -------------------------------------------------------------------------------- /sim/bios/include/net/tftp.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/include/net/tftp.h -------------------------------------------------------------------------------- /sim/bios/isr.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/isr.c -------------------------------------------------------------------------------- /sim/bios/libbase/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/Makefile -------------------------------------------------------------------------------- /sim/bios/libbase/console.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/console.c -------------------------------------------------------------------------------- /sim/bios/libbase/crc16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/crc16.c -------------------------------------------------------------------------------- /sim/bios/libbase/crc32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/crc32.c -------------------------------------------------------------------------------- /sim/bios/libbase/crt0-lm32.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/crt0-lm32.S -------------------------------------------------------------------------------- /sim/bios/libbase/crt0-microwatt.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/crt0-microwatt.S -------------------------------------------------------------------------------- /sim/bios/libbase/crt0-minerva.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/crt0-minerva.S -------------------------------------------------------------------------------- /sim/bios/libbase/crt0-mor1kx.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/crt0-mor1kx.S -------------------------------------------------------------------------------- /sim/bios/libbase/crt0-picorv32.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/crt0-picorv32.S -------------------------------------------------------------------------------- /sim/bios/libbase/crt0-rocket.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/crt0-rocket.S -------------------------------------------------------------------------------- /sim/bios/libbase/crt0-vexriscv.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/crt0-vexriscv.S -------------------------------------------------------------------------------- /sim/bios/libbase/errno.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/errno.c -------------------------------------------------------------------------------- /sim/bios/libbase/exception.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/exception.c -------------------------------------------------------------------------------- /sim/bios/libbase/id.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/id.c -------------------------------------------------------------------------------- /sim/bios/libbase/libc.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/libc.c -------------------------------------------------------------------------------- /sim/bios/libbase/linker-sdram.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/linker-sdram.ld -------------------------------------------------------------------------------- /sim/bios/libbase/mdio.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/mdio.c -------------------------------------------------------------------------------- /sim/bios/libbase/qsort.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/qsort.c -------------------------------------------------------------------------------- /sim/bios/libbase/spiflash.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/spiflash.c -------------------------------------------------------------------------------- /sim/bios/libbase/strcasecmp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/strcasecmp.c -------------------------------------------------------------------------------- /sim/bios/libbase/strtod.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/strtod.c -------------------------------------------------------------------------------- /sim/bios/libbase/system.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/system.c -------------------------------------------------------------------------------- /sim/bios/libbase/time.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/time.c -------------------------------------------------------------------------------- /sim/bios/libbase/uart.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/uart.c -------------------------------------------------------------------------------- /sim/bios/libbase/vsnprintf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libbase/vsnprintf.c -------------------------------------------------------------------------------- /sim/bios/libcompiler_rt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libcompiler_rt/Makefile -------------------------------------------------------------------------------- /sim/bios/libcompiler_rt/mulsi3.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libcompiler_rt/mulsi3.c -------------------------------------------------------------------------------- /sim/bios/libnet/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libnet/Makefile -------------------------------------------------------------------------------- /sim/bios/libnet/microudp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libnet/microudp.c -------------------------------------------------------------------------------- /sim/bios/libnet/tftp.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/libnet/tftp.c -------------------------------------------------------------------------------- /sim/bios/linker.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/linker.ld -------------------------------------------------------------------------------- /sim/bios/linker_rom.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/linker_rom.ld -------------------------------------------------------------------------------- /sim/bios/linker_spi.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/linker_spi.ld -------------------------------------------------------------------------------- /sim/bios/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/main.c -------------------------------------------------------------------------------- /sim/bios/sdram.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/sdram.c -------------------------------------------------------------------------------- /sim/bios/sdram.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/sdram.h -------------------------------------------------------------------------------- /sim/bios/sfl.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/bios/sfl.h -------------------------------------------------------------------------------- /sim/glbl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/glbl.v -------------------------------------------------------------------------------- /sim/kbd/sim_kbd.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/kbd/sim_kbd.py -------------------------------------------------------------------------------- /sim/memlcd/sim_memlcd.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/memlcd/sim_memlcd.py -------------------------------------------------------------------------------- /sim/spi/sim_spi.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/spi/sim_spi.py -------------------------------------------------------------------------------- /sim/spiflash/MX66UM1G45G/MX66UM1G45G.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/spiflash/MX66UM1G45G/MX66UM1G45G.v -------------------------------------------------------------------------------- /sim/spiflash/MX66UM1G45G/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/spiflash/MX66UM1G45G/README.txt -------------------------------------------------------------------------------- /sim/spiflash/make_memh.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/spiflash/make_memh.py -------------------------------------------------------------------------------- /sim/spiflash/sim_spiflash.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/spiflash/sim_spiflash.py -------------------------------------------------------------------------------- /sim/sram32/sim_sram32.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sim/sram32/sim_sram32.py -------------------------------------------------------------------------------- /sw/.cargo/config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/.cargo/config -------------------------------------------------------------------------------- /sw/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/Cargo.toml -------------------------------------------------------------------------------- /sw/alloc-riscv/CHANGELOG.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/alloc-riscv/CHANGELOG.md -------------------------------------------------------------------------------- /sw/alloc-riscv/CODE_OF_CONDUCT.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/alloc-riscv/CODE_OF_CONDUCT.md -------------------------------------------------------------------------------- /sw/alloc-riscv/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/alloc-riscv/Cargo.toml -------------------------------------------------------------------------------- /sw/alloc-riscv/LICENSE-APACHE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/alloc-riscv/LICENSE-APACHE -------------------------------------------------------------------------------- /sw/alloc-riscv/LICENSE-MIT: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/alloc-riscv/LICENSE-MIT -------------------------------------------------------------------------------- /sw/alloc-riscv/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/alloc-riscv/README.md -------------------------------------------------------------------------------- /sw/alloc-riscv/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/alloc-riscv/src/lib.rs -------------------------------------------------------------------------------- /sw/betrusted-hal/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/betrusted-hal/Cargo.toml -------------------------------------------------------------------------------- /sw/betrusted-hal/src/hal_com.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/betrusted-hal/src/hal_com.rs -------------------------------------------------------------------------------- /sw/betrusted-hal/src/hal_i2c.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/betrusted-hal/src/hal_i2c.rs -------------------------------------------------------------------------------- /sw/betrusted-hal/src/hal_kbd.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/betrusted-hal/src/hal_kbd.rs -------------------------------------------------------------------------------- /sw/betrusted-hal/src/hal_lcd.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/betrusted-hal/src/hal_lcd.rs -------------------------------------------------------------------------------- /sw/betrusted-hal/src/hal_time.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/betrusted-hal/src/hal_time.rs -------------------------------------------------------------------------------- /sw/betrusted-hal/src/hal_uart.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/betrusted-hal/src/hal_uart.rs -------------------------------------------------------------------------------- /sw/betrusted-hal/src/hal_xadc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/betrusted-hal/src/hal_xadc.rs -------------------------------------------------------------------------------- /sw/betrusted-hal/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/betrusted-hal/src/lib.rs -------------------------------------------------------------------------------- /sw/betrusted-pac/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/betrusted-pac/Cargo.toml -------------------------------------------------------------------------------- /sw/build.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/build.rs -------------------------------------------------------------------------------- /sw/efuse-api/.cargo/config: -------------------------------------------------------------------------------- 1 | [build] 2 | target="x86_64-unknown-linux-gnu" 3 | -------------------------------------------------------------------------------- /sw/efuse-api/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/efuse-api/Cargo.toml -------------------------------------------------------------------------------- /sw/efuse-api/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/efuse-api/src/lib.rs -------------------------------------------------------------------------------- /sw/efuse-api/tests/jtag_tests.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/efuse-api/tests/jtag_tests.rs -------------------------------------------------------------------------------- /sw/efuse-ecc/.cargo/config: -------------------------------------------------------------------------------- 1 | [build] 2 | target="x86_64-unknown-linux-gnu" 3 | -------------------------------------------------------------------------------- /sw/efuse-ecc/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/efuse-ecc/Cargo.toml -------------------------------------------------------------------------------- /sw/efuse-ecc/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/efuse-ecc/src/lib.rs -------------------------------------------------------------------------------- /sw/jtag/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/jtag/Cargo.toml -------------------------------------------------------------------------------- /sw/jtag/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/jtag/src/lib.rs -------------------------------------------------------------------------------- /sw/memory.x: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/memory.x -------------------------------------------------------------------------------- /sw/rebuild-pac.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/rebuild-pac.sh -------------------------------------------------------------------------------- /sw/rom-inject/.cargo/config: -------------------------------------------------------------------------------- 1 | [build] 2 | target="x86_64-unknown-linux-gnu" 3 | -------------------------------------------------------------------------------- /sw/rom-inject/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/rom-inject/Cargo.toml -------------------------------------------------------------------------------- /sw/rom-inject/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/rom-inject/README.md -------------------------------------------------------------------------------- /sw/src/main.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/src/main.rs -------------------------------------------------------------------------------- /sw/xous-nommu/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/xous-nommu/Cargo.toml -------------------------------------------------------------------------------- /sw/xous-nommu/src/definitions.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/xous-nommu/src/definitions.rs -------------------------------------------------------------------------------- /sw/xous-nommu/src/irq.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/xous-nommu/src/irq.rs -------------------------------------------------------------------------------- /sw/xous-nommu/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/xous-nommu/src/lib.rs -------------------------------------------------------------------------------- /sw/xous-nommu/src/macros.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/xous-nommu/src/macros.rs -------------------------------------------------------------------------------- /sw/xous-nommu/src/syscalls.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/sutajiokousagi/betrusted-soc/HEAD/sw/xous-nommu/src/syscalls.rs --------------------------------------------------------------------------------