├── .gitattributes ├── .gitignore ├── LICENSE ├── README.md ├── documentation ├── ProcessorDiagram.xml ├── alu_codes.csv ├── processorDiagram.png └── schematic.pdf ├── examples ├── powers-of-two │ ├── PowerOfTwoMemory.v │ ├── README.md │ ├── powers-of-two.bin │ ├── powers-of-two.bin.txt │ ├── powers-of-two.r.asm │ └── simResults.png └── simple-display │ ├── README.md │ ├── simpleDisplay.bin │ ├── simpleDisplay.bin.txt │ └── simpleDisplay.r.asm ├── resources ├── assembler.py ├── disassembler.py └── test.r.asm ├── sources ├── modules │ ├── Alu.v │ ├── BasicTestMemory.v │ ├── BranchingTestMemory.v │ ├── CtrlLogicModule.v │ ├── FAdder.v │ ├── MemoryModule.v │ ├── PCAdder.v │ ├── PowerOfTwoMemory.v │ ├── Processor.sv │ ├── ProgramCounter.v │ ├── RegfileModule.v │ ├── RegisterFile.v │ ├── SimpleDisplayMemory.sv │ ├── draw.sv │ ├── hvSyncGen.sv │ └── top.sv └── testbench │ ├── AddSub_Testbench.v │ ├── Alu_Testbench.v │ ├── ProcessorTestbench.v │ ├── Regfile_module_testbench.v │ ├── Shifter_Testbench.v │ └── pc_testbench.v └── tests ├── BasicTest.r.asm ├── BranchingTest.r.asm └── BranchingTestsDescription.txt /.gitattributes: -------------------------------------------------------------------------------- 1 | *.py linguist-language=Python -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- 1 | # Emacs unsaved buffers 2 | \#*\# -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/README.md -------------------------------------------------------------------------------- /documentation/ProcessorDiagram.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/documentation/ProcessorDiagram.xml -------------------------------------------------------------------------------- /documentation/alu_codes.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/documentation/alu_codes.csv -------------------------------------------------------------------------------- /documentation/processorDiagram.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/documentation/processorDiagram.png -------------------------------------------------------------------------------- /documentation/schematic.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/documentation/schematic.pdf -------------------------------------------------------------------------------- /examples/powers-of-two/PowerOfTwoMemory.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/examples/powers-of-two/PowerOfTwoMemory.v -------------------------------------------------------------------------------- /examples/powers-of-two/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/examples/powers-of-two/README.md -------------------------------------------------------------------------------- /examples/powers-of-two/powers-of-two.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/examples/powers-of-two/powers-of-two.bin -------------------------------------------------------------------------------- /examples/powers-of-two/powers-of-two.bin.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/examples/powers-of-two/powers-of-two.bin.txt -------------------------------------------------------------------------------- /examples/powers-of-two/powers-of-two.r.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/examples/powers-of-two/powers-of-two.r.asm -------------------------------------------------------------------------------- /examples/powers-of-two/simResults.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/examples/powers-of-two/simResults.png -------------------------------------------------------------------------------- /examples/simple-display/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/examples/simple-display/README.md -------------------------------------------------------------------------------- /examples/simple-display/simpleDisplay.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/examples/simple-display/simpleDisplay.bin -------------------------------------------------------------------------------- /examples/simple-display/simpleDisplay.bin.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/examples/simple-display/simpleDisplay.bin.txt -------------------------------------------------------------------------------- /examples/simple-display/simpleDisplay.r.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/examples/simple-display/simpleDisplay.r.asm -------------------------------------------------------------------------------- /resources/assembler.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/resources/assembler.py -------------------------------------------------------------------------------- /resources/disassembler.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/resources/disassembler.py -------------------------------------------------------------------------------- /resources/test.r.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/resources/test.r.asm -------------------------------------------------------------------------------- /sources/modules/Alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/Alu.v -------------------------------------------------------------------------------- /sources/modules/BasicTestMemory.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/BasicTestMemory.v -------------------------------------------------------------------------------- /sources/modules/BranchingTestMemory.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/BranchingTestMemory.v -------------------------------------------------------------------------------- /sources/modules/CtrlLogicModule.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/CtrlLogicModule.v -------------------------------------------------------------------------------- /sources/modules/FAdder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/FAdder.v -------------------------------------------------------------------------------- /sources/modules/MemoryModule.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/MemoryModule.v -------------------------------------------------------------------------------- /sources/modules/PCAdder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/PCAdder.v -------------------------------------------------------------------------------- /sources/modules/PowerOfTwoMemory.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/PowerOfTwoMemory.v -------------------------------------------------------------------------------- /sources/modules/Processor.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/Processor.sv -------------------------------------------------------------------------------- /sources/modules/ProgramCounter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/ProgramCounter.v -------------------------------------------------------------------------------- /sources/modules/RegfileModule.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/RegfileModule.v -------------------------------------------------------------------------------- /sources/modules/RegisterFile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/RegisterFile.v -------------------------------------------------------------------------------- /sources/modules/SimpleDisplayMemory.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/SimpleDisplayMemory.sv -------------------------------------------------------------------------------- /sources/modules/draw.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/draw.sv -------------------------------------------------------------------------------- /sources/modules/hvSyncGen.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/hvSyncGen.sv -------------------------------------------------------------------------------- /sources/modules/top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/modules/top.sv -------------------------------------------------------------------------------- /sources/testbench/AddSub_Testbench.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/testbench/AddSub_Testbench.v -------------------------------------------------------------------------------- /sources/testbench/Alu_Testbench.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/testbench/Alu_Testbench.v -------------------------------------------------------------------------------- /sources/testbench/ProcessorTestbench.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/testbench/ProcessorTestbench.v -------------------------------------------------------------------------------- /sources/testbench/Regfile_module_testbench.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/testbench/Regfile_module_testbench.v -------------------------------------------------------------------------------- /sources/testbench/Shifter_Testbench.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/testbench/Shifter_Testbench.v -------------------------------------------------------------------------------- /sources/testbench/pc_testbench.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/sources/testbench/pc_testbench.v -------------------------------------------------------------------------------- /tests/BasicTest.r.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/tests/BasicTest.r.asm -------------------------------------------------------------------------------- /tests/BranchingTest.r.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/tests/BranchingTest.r.asm -------------------------------------------------------------------------------- /tests/BranchingTestsDescription.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/suyashmahar/RISC-processor/HEAD/tests/BranchingTestsDescription.txt --------------------------------------------------------------------------------