├── 0.c_call_py_only ├── Makefile ├── c_call_py.c └── py_gen.py ├── 1.systemverilog_demo ├── gen_pkt_tb.sv ├── makefile.irun ├── makefile.questa ├── makefile.vcs ├── soft │ ├── c_call_py.c │ └── py_gen.py └── vsim.do ├── 2.systemverilog_with_python_module_code ├── Makefile ├── c_call_py.c ├── gen_pkt_tb.sv ├── py_gen.py └── scapy-2.4.4.tar.gz ├── 3.systemverilog_with_installed_python_module ├── Makefile ├── c_call_py.c ├── gen_pkt_tb.sv └── py_gen.py ├── LICENSE └── README.md /0.c_call_py_only/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/0.c_call_py_only/Makefile -------------------------------------------------------------------------------- /0.c_call_py_only/c_call_py.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/0.c_call_py_only/c_call_py.c -------------------------------------------------------------------------------- /0.c_call_py_only/py_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/0.c_call_py_only/py_gen.py -------------------------------------------------------------------------------- /1.systemverilog_demo/gen_pkt_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/1.systemverilog_demo/gen_pkt_tb.sv -------------------------------------------------------------------------------- /1.systemverilog_demo/makefile.irun: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/1.systemverilog_demo/makefile.irun -------------------------------------------------------------------------------- /1.systemverilog_demo/makefile.questa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/1.systemverilog_demo/makefile.questa -------------------------------------------------------------------------------- /1.systemverilog_demo/makefile.vcs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/1.systemverilog_demo/makefile.vcs -------------------------------------------------------------------------------- /1.systemverilog_demo/soft/c_call_py.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/1.systemverilog_demo/soft/c_call_py.c -------------------------------------------------------------------------------- /1.systemverilog_demo/soft/py_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/1.systemverilog_demo/soft/py_gen.py -------------------------------------------------------------------------------- /1.systemverilog_demo/vsim.do: -------------------------------------------------------------------------------- 1 | run 2 | -------------------------------------------------------------------------------- /2.systemverilog_with_python_module_code/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/2.systemverilog_with_python_module_code/Makefile -------------------------------------------------------------------------------- /2.systemverilog_with_python_module_code/c_call_py.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/2.systemverilog_with_python_module_code/c_call_py.c -------------------------------------------------------------------------------- /2.systemverilog_with_python_module_code/gen_pkt_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/2.systemverilog_with_python_module_code/gen_pkt_tb.sv -------------------------------------------------------------------------------- /2.systemverilog_with_python_module_code/py_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/2.systemverilog_with_python_module_code/py_gen.py -------------------------------------------------------------------------------- /2.systemverilog_with_python_module_code/scapy-2.4.4.tar.gz: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/2.systemverilog_with_python_module_code/scapy-2.4.4.tar.gz -------------------------------------------------------------------------------- /3.systemverilog_with_installed_python_module/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/3.systemverilog_with_installed_python_module/Makefile -------------------------------------------------------------------------------- /3.systemverilog_with_installed_python_module/c_call_py.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/3.systemverilog_with_installed_python_module/c_call_py.c -------------------------------------------------------------------------------- /3.systemverilog_with_installed_python_module/gen_pkt_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/3.systemverilog_with_installed_python_module/gen_pkt_tb.sv -------------------------------------------------------------------------------- /3.systemverilog_with_installed_python_module/py_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/3.systemverilog_with_installed_python_module/py_gen.py -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/thinkoco/systemverilog-python/HEAD/README.md --------------------------------------------------------------------------------