├── .gitignore ├── .gitmodules ├── LICENSE ├── README.md ├── common ├── Makefrag ├── csrc │ ├── fesvr_zynq.cc │ ├── zynq_driver.cc │ └── zynq_driver.h ├── generate-pkg-mk.sh ├── load_card.sh ├── make_bitstream.tcl ├── project │ ├── build.properties │ └── build.scala ├── rocketchip_wrapper.v ├── scripts │ ├── upgrade_version.sh │ └── upgrade_version.tcl ├── src │ └── main │ │ └── scala │ │ ├── Configs.scala │ │ ├── Drivers.scala │ │ ├── Generator.scala │ │ ├── Serdes.scala │ │ ├── TestHarness.scala │ │ ├── Top.scala │ │ └── ZynqAdapter.scala └── zynq_rocketchip.tcl ├── simulation ├── .gitignore ├── Makefile └── src │ └── verilog │ └── .gitkeep ├── zc706 ├── Makefile ├── soft_config │ ├── zc706_devicetree.dts │ └── zynq_zc70x.h └── src │ ├── constrs │ └── base.xdc │ ├── tcl │ └── zc706_bd.tcl │ └── verilog │ └── clocking.vh ├── zedboard ├── Makefile ├── soft_config │ ├── skeleton.dtsi │ ├── zedboard_devicetree.dts │ ├── zynq-7000.dtsi │ └── zynq_zed.h └── src │ ├── constrs │ └── base.xdc │ ├── tcl │ └── zedboard_bd.tcl │ └── verilog │ └── clocking.vh └── zybo ├── Makefile ├── soft_config ├── boards.cfg ├── zybo_devicetree.dts └── zynq_zybo.h └── src ├── constrs └── base.xdc ├── tcl └── zybo_bd.tcl ├── verilog └── clocking.vh └── xml └── ZYBO_zynq_def.xml /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/.gitmodules -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/README.md -------------------------------------------------------------------------------- /common/Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/Makefrag -------------------------------------------------------------------------------- /common/csrc/fesvr_zynq.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/csrc/fesvr_zynq.cc -------------------------------------------------------------------------------- /common/csrc/zynq_driver.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/csrc/zynq_driver.cc -------------------------------------------------------------------------------- /common/csrc/zynq_driver.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/csrc/zynq_driver.h -------------------------------------------------------------------------------- /common/generate-pkg-mk.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/generate-pkg-mk.sh -------------------------------------------------------------------------------- /common/load_card.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/load_card.sh -------------------------------------------------------------------------------- /common/make_bitstream.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/make_bitstream.tcl -------------------------------------------------------------------------------- /common/project/build.properties: -------------------------------------------------------------------------------- 1 | sbt.version=0.13.15 2 | -------------------------------------------------------------------------------- /common/project/build.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/project/build.scala -------------------------------------------------------------------------------- /common/rocketchip_wrapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/rocketchip_wrapper.v -------------------------------------------------------------------------------- /common/scripts/upgrade_version.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/scripts/upgrade_version.sh -------------------------------------------------------------------------------- /common/scripts/upgrade_version.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/scripts/upgrade_version.tcl -------------------------------------------------------------------------------- /common/src/main/scala/Configs.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/src/main/scala/Configs.scala -------------------------------------------------------------------------------- /common/src/main/scala/Drivers.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/src/main/scala/Drivers.scala -------------------------------------------------------------------------------- /common/src/main/scala/Generator.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/src/main/scala/Generator.scala -------------------------------------------------------------------------------- /common/src/main/scala/Serdes.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/src/main/scala/Serdes.scala -------------------------------------------------------------------------------- /common/src/main/scala/TestHarness.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/src/main/scala/TestHarness.scala -------------------------------------------------------------------------------- /common/src/main/scala/Top.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/src/main/scala/Top.scala -------------------------------------------------------------------------------- /common/src/main/scala/ZynqAdapter.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/src/main/scala/ZynqAdapter.scala -------------------------------------------------------------------------------- /common/zynq_rocketchip.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/common/zynq_rocketchip.tcl -------------------------------------------------------------------------------- /simulation/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/simulation/.gitignore -------------------------------------------------------------------------------- /simulation/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/simulation/Makefile -------------------------------------------------------------------------------- /simulation/src/verilog/.gitkeep: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /zc706/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zc706/Makefile -------------------------------------------------------------------------------- /zc706/soft_config/zc706_devicetree.dts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zc706/soft_config/zc706_devicetree.dts -------------------------------------------------------------------------------- /zc706/soft_config/zynq_zc70x.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zc706/soft_config/zynq_zc70x.h -------------------------------------------------------------------------------- /zc706/src/constrs/base.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zc706/src/constrs/base.xdc -------------------------------------------------------------------------------- /zc706/src/tcl/zc706_bd.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zc706/src/tcl/zc706_bd.tcl -------------------------------------------------------------------------------- /zc706/src/verilog/clocking.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zc706/src/verilog/clocking.vh -------------------------------------------------------------------------------- /zedboard/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zedboard/Makefile -------------------------------------------------------------------------------- /zedboard/soft_config/skeleton.dtsi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zedboard/soft_config/skeleton.dtsi -------------------------------------------------------------------------------- /zedboard/soft_config/zedboard_devicetree.dts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zedboard/soft_config/zedboard_devicetree.dts -------------------------------------------------------------------------------- /zedboard/soft_config/zynq-7000.dtsi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zedboard/soft_config/zynq-7000.dtsi -------------------------------------------------------------------------------- /zedboard/soft_config/zynq_zed.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zedboard/soft_config/zynq_zed.h -------------------------------------------------------------------------------- /zedboard/src/constrs/base.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zedboard/src/constrs/base.xdc -------------------------------------------------------------------------------- /zedboard/src/tcl/zedboard_bd.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zedboard/src/tcl/zedboard_bd.tcl -------------------------------------------------------------------------------- /zedboard/src/verilog/clocking.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zedboard/src/verilog/clocking.vh -------------------------------------------------------------------------------- /zybo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zybo/Makefile -------------------------------------------------------------------------------- /zybo/soft_config/boards.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zybo/soft_config/boards.cfg -------------------------------------------------------------------------------- /zybo/soft_config/zybo_devicetree.dts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zybo/soft_config/zybo_devicetree.dts -------------------------------------------------------------------------------- /zybo/soft_config/zynq_zybo.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zybo/soft_config/zynq_zybo.h -------------------------------------------------------------------------------- /zybo/src/constrs/base.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zybo/src/constrs/base.xdc -------------------------------------------------------------------------------- /zybo/src/tcl/zybo_bd.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zybo/src/tcl/zybo_bd.tcl -------------------------------------------------------------------------------- /zybo/src/verilog/clocking.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zybo/src/verilog/clocking.vh -------------------------------------------------------------------------------- /zybo/src/xml/ZYBO_zynq_def.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ucb-bar/fpga-zynq/HEAD/zybo/src/xml/ZYBO_zynq_def.xml --------------------------------------------------------------------------------