├── .gitignore ├── LICENSE ├── Makefile ├── README.md ├── experiments ├── Tests │ ├── TestsClock │ │ ├── test1 │ │ ├── test1.README │ │ ├── test2 │ │ ├── test2.README │ │ ├── test3 │ │ ├── test3.README │ │ ├── test4 │ │ ├── test4.README │ │ ├── test5 │ │ ├── test6 │ │ ├── test6.README │ │ ├── test7 │ │ └── test7.README │ ├── TestsFlashCache │ │ ├── test1 │ │ ├── test1.README │ │ ├── test2 │ │ ├── test2.README │ │ ├── test3 │ │ ├── test3.README │ │ ├── test4 │ │ ├── test4.README │ │ ├── test5 │ │ ├── test5.README │ │ ├── test6 │ │ ├── test6.README │ │ ├── test7 │ │ └── test7.README │ ├── TestsFlashCacheLruk │ │ ├── test1 │ │ ├── test1.README │ │ ├── test10 │ │ ├── test10.README │ │ ├── test2 │ │ ├── test2.README │ │ ├── test3 │ │ ├── test3.README │ │ ├── test4 │ │ ├── test4.README │ │ ├── test5 │ │ ├── test5.README │ │ ├── test6 │ │ ├── test6.README │ │ ├── test7 │ │ ├── test7.README │ │ ├── test8 │ │ ├── test8.README │ │ ├── test9 │ │ └── test9.README │ ├── TestsLruK │ │ ├── lruk-app1-K2-QSize15 │ │ ├── test1 │ │ ├── test1.README │ │ ├── test2 │ │ ├── test2.README │ │ ├── test3 │ │ ├── test3.README │ │ ├── test4 │ │ ├── test4.README │ │ ├── test5 │ │ └── test5.README │ └── TestsVictimCache │ │ ├── test1 │ │ ├── test1.README │ │ ├── test2 │ │ ├── test2.README │ │ ├── test3 │ │ ├── test3.README │ │ ├── test4 │ │ ├── test4.README │ │ ├── test5 │ │ └── test5.README ├── fit_functions │ ├── fit_app0.pkl │ ├── fit_app0_1.pkl │ ├── fit_app0_10.pkl │ ├── fit_app0_100.pkl │ ├── fit_app1.pkl │ ├── fit_app18.0.pkl │ ├── fit_app18.pkl │ ├── fit_app19.pkl │ ├── fit_app20.0.pkl │ ├── fit_app20.pkl │ ├── fit_app3.0.pkl │ ├── fit_app3.pkl │ └── fit_app_0.pkl ├── memcached_reb │ └── memcached.py ├── partitioning │ ├── partitioning_cache_size.sh │ └── varying_cache_size │ │ └── partitioning_cache_size.sh ├── plots │ ├── analysis.R │ └── common.R ├── scripts │ ├── app-sizes │ ├── collect-all-sims-data │ ├── compute.py │ ├── create_fit_function │ ├── machine_learning_flashiness.py │ ├── run-19-meas-util │ ├── run-all-sims │ ├── run-curves │ ├── run-experiments.py │ ├── run-fig1 │ ├── run-minmem │ ├── run-slabs │ ├── run-stealweight │ ├── run-top20 │ ├── run-top20-tax │ ├── run-top3 │ ├── run-top3-tax │ ├── run_or │ ├── run_or2 │ ├── sizeCheck.py │ └── top-apps └── stats │ ├── avg_object_size │ ├── request_precent │ ├── stats.sh │ ├── total │ └── unique_reqs └── src ├── .ycm_extra_conf.py ├── clock.cpp ├── clock.h ├── common.cpp ├── common.h ├── fifo.cpp ├── fifo.h ├── flash_cache.cpp ├── flash_cache.h ├── flash_cache_lruk.cpp ├── flash_cache_lruk.h ├── flash_cache_lruk_clock.cpp ├── flash_cache_lruk_clock.h ├── flash_cache_lruk_clock_machinelearning.cpp ├── flash_cache_lruk_clock_machinelearning.h ├── flash_shield.cpp ├── flash_shield.h ├── hit_rate_curve.h ├── lru.cpp ├── lru.h ├── lruk.cpp ├── lruk.h ├── lsc_multi.cpp ├── lsc_multi.h ├── lsm-sim.cpp ├── lsm-sim.cpp.orig ├── lsm.cpp ├── lsm.h ├── mc.cpp ├── mc.h ├── partitioned_LRU.cpp ├── partitioned_LRU.h ├── partslab.cpp ├── partslab.h ├── policy.h ├── ram_shield.cpp ├── ram_shield.h ├── ram_shield_fifo.cpp ├── ram_shield_fifo.h ├── ram_shield_sel.cpp ├── ram_shield_sel.h ├── replay.cpp ├── replay.h ├── request.cpp ├── request.h ├── ripq.cpp ├── ripq.h ├── ripq_shield.cpp ├── ripq_shield.h ├── segment_util.cpp ├── segment_util.h ├── shadowlru.cpp ├── shadowlru.h ├── shadowslab.cpp ├── shadowslab.h ├── slab.cpp ├── slab.h ├── slab_multi.cpp ├── slab_multi.h ├── stats.h ├── victim_cache.cpp └── victim_cache.h /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/README.md -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test1 -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test1.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test1.README -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test2: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test2 -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test2.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test2.README -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test3: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test3 -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test3.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test3.README -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test4: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test4 -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test4.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test4.README -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test5: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test5 -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test6: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test6 -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test6.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test6.README -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test7: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test7 -------------------------------------------------------------------------------- /experiments/Tests/TestsClock/test7.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsClock/test7.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test1 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test1.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test1.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test2: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test2 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test2.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test2.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test3: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test3 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test3.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test3.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test4: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test4 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test4.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test4.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test5: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test5 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test5.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test5.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test6: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test6 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test6.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test6.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test7: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test7 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCache/test7.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCache/test7.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test1 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test1.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test1.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test10: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test10 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test10.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test10.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test2: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test2 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test2.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test2.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test3: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test3 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test3.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test3.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test4: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test4 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test4.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test4.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test5: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test5 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test5.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test5.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test6: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test6 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test6.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test6.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test7: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test7 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test7.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test7.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test8: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test8 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test8.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test8.README -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test9: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test9 -------------------------------------------------------------------------------- /experiments/Tests/TestsFlashCacheLruk/test9.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsFlashCacheLruk/test9.README -------------------------------------------------------------------------------- /experiments/Tests/TestsLruK/lruk-app1-K2-QSize15: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsLruK/lruk-app1-K2-QSize15 -------------------------------------------------------------------------------- /experiments/Tests/TestsLruK/test1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsLruK/test1 -------------------------------------------------------------------------------- /experiments/Tests/TestsLruK/test1.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsLruK/test1.README -------------------------------------------------------------------------------- /experiments/Tests/TestsLruK/test2: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsLruK/test2 -------------------------------------------------------------------------------- /experiments/Tests/TestsLruK/test2.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsLruK/test2.README -------------------------------------------------------------------------------- /experiments/Tests/TestsLruK/test3: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsLruK/test3 -------------------------------------------------------------------------------- /experiments/Tests/TestsLruK/test3.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsLruK/test3.README -------------------------------------------------------------------------------- /experiments/Tests/TestsLruK/test4: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsLruK/test4 -------------------------------------------------------------------------------- /experiments/Tests/TestsLruK/test4.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsLruK/test4.README -------------------------------------------------------------------------------- /experiments/Tests/TestsLruK/test5: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsLruK/test5 -------------------------------------------------------------------------------- /experiments/Tests/TestsLruK/test5.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsLruK/test5.README -------------------------------------------------------------------------------- /experiments/Tests/TestsVictimCache/test1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsVictimCache/test1 -------------------------------------------------------------------------------- /experiments/Tests/TestsVictimCache/test1.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsVictimCache/test1.README -------------------------------------------------------------------------------- /experiments/Tests/TestsVictimCache/test2: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsVictimCache/test2 -------------------------------------------------------------------------------- /experiments/Tests/TestsVictimCache/test2.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsVictimCache/test2.README -------------------------------------------------------------------------------- /experiments/Tests/TestsVictimCache/test3: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsVictimCache/test3 -------------------------------------------------------------------------------- /experiments/Tests/TestsVictimCache/test3.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsVictimCache/test3.README -------------------------------------------------------------------------------- /experiments/Tests/TestsVictimCache/test4: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsVictimCache/test4 -------------------------------------------------------------------------------- /experiments/Tests/TestsVictimCache/test4.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsVictimCache/test4.README -------------------------------------------------------------------------------- /experiments/Tests/TestsVictimCache/test5: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsVictimCache/test5 -------------------------------------------------------------------------------- /experiments/Tests/TestsVictimCache/test5.README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/Tests/TestsVictimCache/test5.README -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app0.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app0.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app0_1.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app0_1.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app0_10.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app0_10.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app0_100.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app0_100.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app1.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app1.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app18.0.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app18.0.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app18.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app18.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app19.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app19.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app20.0.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app20.0.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app20.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app20.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app3.0.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app3.0.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app3.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app3.pkl -------------------------------------------------------------------------------- /experiments/fit_functions/fit_app_0.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/fit_functions/fit_app_0.pkl -------------------------------------------------------------------------------- /experiments/memcached_reb/memcached.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/memcached_reb/memcached.py -------------------------------------------------------------------------------- /experiments/partitioning/partitioning_cache_size.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/partitioning/partitioning_cache_size.sh -------------------------------------------------------------------------------- /experiments/partitioning/varying_cache_size/partitioning_cache_size.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/partitioning/varying_cache_size/partitioning_cache_size.sh -------------------------------------------------------------------------------- /experiments/plots/analysis.R: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/plots/analysis.R -------------------------------------------------------------------------------- /experiments/plots/common.R: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/plots/common.R -------------------------------------------------------------------------------- /experiments/scripts/app-sizes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/app-sizes -------------------------------------------------------------------------------- /experiments/scripts/collect-all-sims-data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/collect-all-sims-data -------------------------------------------------------------------------------- /experiments/scripts/compute.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/compute.py -------------------------------------------------------------------------------- /experiments/scripts/create_fit_function: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/create_fit_function -------------------------------------------------------------------------------- /experiments/scripts/machine_learning_flashiness.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/machine_learning_flashiness.py -------------------------------------------------------------------------------- /experiments/scripts/run-19-meas-util: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-19-meas-util -------------------------------------------------------------------------------- /experiments/scripts/run-all-sims: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-all-sims -------------------------------------------------------------------------------- /experiments/scripts/run-curves: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-curves -------------------------------------------------------------------------------- /experiments/scripts/run-experiments.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-experiments.py -------------------------------------------------------------------------------- /experiments/scripts/run-fig1: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-fig1 -------------------------------------------------------------------------------- /experiments/scripts/run-minmem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-minmem -------------------------------------------------------------------------------- /experiments/scripts/run-slabs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-slabs -------------------------------------------------------------------------------- /experiments/scripts/run-stealweight: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-stealweight -------------------------------------------------------------------------------- /experiments/scripts/run-top20: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-top20 -------------------------------------------------------------------------------- /experiments/scripts/run-top20-tax: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-top20-tax -------------------------------------------------------------------------------- /experiments/scripts/run-top3: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-top3 -------------------------------------------------------------------------------- /experiments/scripts/run-top3-tax: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run-top3-tax -------------------------------------------------------------------------------- /experiments/scripts/run_or: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run_or -------------------------------------------------------------------------------- /experiments/scripts/run_or2: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/run_or2 -------------------------------------------------------------------------------- /experiments/scripts/sizeCheck.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/sizeCheck.py -------------------------------------------------------------------------------- /experiments/scripts/top-apps: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/scripts/top-apps -------------------------------------------------------------------------------- /experiments/stats/avg_object_size: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/stats/avg_object_size -------------------------------------------------------------------------------- /experiments/stats/request_precent: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/stats/request_precent -------------------------------------------------------------------------------- /experiments/stats/stats.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/stats/stats.sh -------------------------------------------------------------------------------- /experiments/stats/total: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/stats/total -------------------------------------------------------------------------------- /experiments/stats/unique_reqs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/experiments/stats/unique_reqs -------------------------------------------------------------------------------- /src/.ycm_extra_conf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/.ycm_extra_conf.py -------------------------------------------------------------------------------- /src/clock.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/clock.cpp -------------------------------------------------------------------------------- /src/clock.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/clock.h -------------------------------------------------------------------------------- /src/common.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/common.cpp -------------------------------------------------------------------------------- /src/common.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/common.h -------------------------------------------------------------------------------- /src/fifo.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/fifo.cpp -------------------------------------------------------------------------------- /src/fifo.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/fifo.h -------------------------------------------------------------------------------- /src/flash_cache.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/flash_cache.cpp -------------------------------------------------------------------------------- /src/flash_cache.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/flash_cache.h -------------------------------------------------------------------------------- /src/flash_cache_lruk.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/flash_cache_lruk.cpp -------------------------------------------------------------------------------- /src/flash_cache_lruk.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/flash_cache_lruk.h -------------------------------------------------------------------------------- /src/flash_cache_lruk_clock.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/flash_cache_lruk_clock.cpp -------------------------------------------------------------------------------- /src/flash_cache_lruk_clock.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/flash_cache_lruk_clock.h -------------------------------------------------------------------------------- /src/flash_cache_lruk_clock_machinelearning.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/flash_cache_lruk_clock_machinelearning.cpp -------------------------------------------------------------------------------- /src/flash_cache_lruk_clock_machinelearning.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/flash_cache_lruk_clock_machinelearning.h -------------------------------------------------------------------------------- /src/flash_shield.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/flash_shield.cpp -------------------------------------------------------------------------------- /src/flash_shield.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/flash_shield.h -------------------------------------------------------------------------------- /src/hit_rate_curve.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/hit_rate_curve.h -------------------------------------------------------------------------------- /src/lru.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/lru.cpp -------------------------------------------------------------------------------- /src/lru.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/lru.h -------------------------------------------------------------------------------- /src/lruk.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/lruk.cpp -------------------------------------------------------------------------------- /src/lruk.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/lruk.h -------------------------------------------------------------------------------- /src/lsc_multi.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/lsc_multi.cpp -------------------------------------------------------------------------------- /src/lsc_multi.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/lsc_multi.h -------------------------------------------------------------------------------- /src/lsm-sim.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/lsm-sim.cpp -------------------------------------------------------------------------------- /src/lsm-sim.cpp.orig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/lsm-sim.cpp.orig -------------------------------------------------------------------------------- /src/lsm.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/lsm.cpp -------------------------------------------------------------------------------- /src/lsm.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/lsm.h -------------------------------------------------------------------------------- /src/mc.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/mc.cpp -------------------------------------------------------------------------------- /src/mc.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/mc.h -------------------------------------------------------------------------------- /src/partitioned_LRU.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/partitioned_LRU.cpp -------------------------------------------------------------------------------- /src/partitioned_LRU.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/partitioned_LRU.h -------------------------------------------------------------------------------- /src/partslab.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/partslab.cpp -------------------------------------------------------------------------------- /src/partslab.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/partslab.h -------------------------------------------------------------------------------- /src/policy.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/policy.h -------------------------------------------------------------------------------- /src/ram_shield.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/ram_shield.cpp -------------------------------------------------------------------------------- /src/ram_shield.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/ram_shield.h -------------------------------------------------------------------------------- /src/ram_shield_fifo.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/ram_shield_fifo.cpp -------------------------------------------------------------------------------- /src/ram_shield_fifo.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/ram_shield_fifo.h -------------------------------------------------------------------------------- /src/ram_shield_sel.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/ram_shield_sel.cpp -------------------------------------------------------------------------------- /src/ram_shield_sel.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/ram_shield_sel.h -------------------------------------------------------------------------------- /src/replay.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/replay.cpp -------------------------------------------------------------------------------- /src/replay.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/replay.h -------------------------------------------------------------------------------- /src/request.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/request.cpp -------------------------------------------------------------------------------- /src/request.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/request.h -------------------------------------------------------------------------------- /src/ripq.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/ripq.cpp -------------------------------------------------------------------------------- /src/ripq.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/ripq.h -------------------------------------------------------------------------------- /src/ripq_shield.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/ripq_shield.cpp -------------------------------------------------------------------------------- /src/ripq_shield.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/ripq_shield.h -------------------------------------------------------------------------------- /src/segment_util.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/segment_util.cpp -------------------------------------------------------------------------------- /src/segment_util.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/segment_util.h -------------------------------------------------------------------------------- /src/shadowlru.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/shadowlru.cpp -------------------------------------------------------------------------------- /src/shadowlru.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/shadowlru.h -------------------------------------------------------------------------------- /src/shadowslab.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/shadowslab.cpp -------------------------------------------------------------------------------- /src/shadowslab.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/shadowslab.h -------------------------------------------------------------------------------- /src/slab.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/slab.cpp -------------------------------------------------------------------------------- /src/slab.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/slab.h -------------------------------------------------------------------------------- /src/slab_multi.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/slab_multi.cpp -------------------------------------------------------------------------------- /src/slab_multi.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/slab_multi.h -------------------------------------------------------------------------------- /src/stats.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/stats.h -------------------------------------------------------------------------------- /src/victim_cache.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/victim_cache.cpp -------------------------------------------------------------------------------- /src/victim_cache.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/utah-scs/lsm-sim/HEAD/src/victim_cache.h --------------------------------------------------------------------------------