├── .gitattributes ├── 978-3-642-45308-3.z01 ├── 978-3-642-45308-3.zip ├── 978-3-642-45309-0.zip ├── Ch1e4.pdf ├── Contents4e.pdf ├── DesignExamplesSynthesisResults4e.pdf ├── Errata4e2020.pdf ├── README.md ├── verilog ├── Copyright ├── add1p.v ├── add2p.v ├── add3p.v ├── add_1p.v ├── add_2p.v ├── add_3p.v ├── adpcm.v ├── ammod.v ├── arctan.v ├── bfproc.v ├── case3.v ├── case3s.v ├── case5p.v ├── ccmul.v ├── cic3r32.v ├── cic3s32.v ├── cmoms.v ├── cmul7p8.v ├── cordic.v ├── dafsm.v ├── dapara.v ├── darom.v ├── dasign.v ├── data_ram.v ├── db4latti.v ├── db4poly.v ├── div_aegp.v ├── div_res.v ├── dwtden.v ├── example.v ├── farrow.v ├── fft256.v ├── fir4dlms.v ├── fir_gen.v ├── fir_lms.v ├── fir_srg.v ├── fun_text.v ├── g711alaw.v ├── ica.v ├── iir.v ├── iir5lwdf.v ├── iir5para.v ├── iir5sfix.v ├── iir_par.v ├── iir_pipe.v ├── lfsr.v ├── lfsr6s3.v ├── lib_add_sub.v ├── lib_ff.v ├── ln.v ├── magnitude.v ├── mul_ser.v ├── pca.v ├── prog_rom.v ├── rader7.v ├── rc_sinc.v ├── reg_file.v ├── sqrt.v └── trisc0.v └── vhdl ├── Copyright ├── add1p.vhd ├── add2p.vhd ├── add3p.vhd ├── adpcm.vhd ├── ammod.vhd ├── arctan.vhd ├── bfproc.vhd ├── case3.vhd ├── case3s.vhd ├── case5p.vhd ├── ccmul.vhd ├── cic3r32.vhd ├── cic3s32.vhd ├── cmoms.vhd ├── cmul7p8.vhd ├── cordic.vhd ├── dapara.vhd ├── dasign.vhd ├── db4latti.vhd ├── db4poly.vhd ├── dif256.vhd ├── div_aegp.vhd ├── div_res.vhd ├── dwtden.vhd ├── example.vhd ├── farrow.vhd ├── fft256.vhd ├── fir4dlms.vhd ├── fir_gen.vhd ├── fir_lms.vhd ├── fir_srg.vhd ├── fpu.vhd ├── fun_text.vhd ├── g711alaw.vhd ├── ica.vhd ├── iir.vhd ├── iir5lwdf.vhd ├── iir5lwdf_nwrap.vhd ├── iir5para.vhd ├── iir5para_nwrap.vhd ├── iir5sfix.vhd ├── iir5sfix_nwrap.vhd ├── iir_par.vhd ├── iir_pipe.vhd ├── lfsr.vhd ├── lfsr6s3.vhd ├── lib_add_sub.vhd ├── lib_ff.vhd ├── ln.vhd ├── magnitude.vhd ├── pca.vhd ├── rader7.vhd ├── rc_sinc.vhd ├── reg_file.vhd ├── sine256x8.vhd ├── sqrt.vhd └── trisc0.vhd /.gitattributes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/.gitattributes -------------------------------------------------------------------------------- /978-3-642-45308-3.z01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/978-3-642-45308-3.z01 -------------------------------------------------------------------------------- /978-3-642-45308-3.zip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/978-3-642-45308-3.zip -------------------------------------------------------------------------------- /978-3-642-45309-0.zip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/978-3-642-45309-0.zip -------------------------------------------------------------------------------- /Ch1e4.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/Ch1e4.pdf -------------------------------------------------------------------------------- /Contents4e.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/Contents4e.pdf -------------------------------------------------------------------------------- /DesignExamplesSynthesisResults4e.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/DesignExamplesSynthesisResults4e.pdf -------------------------------------------------------------------------------- /Errata4e2020.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/Errata4e2020.pdf -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/README.md -------------------------------------------------------------------------------- /verilog/Copyright: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/Copyright -------------------------------------------------------------------------------- /verilog/add1p.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/add1p.v -------------------------------------------------------------------------------- /verilog/add2p.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/add2p.v -------------------------------------------------------------------------------- /verilog/add3p.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/add3p.v -------------------------------------------------------------------------------- /verilog/add_1p.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/add_1p.v -------------------------------------------------------------------------------- /verilog/add_2p.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/add_2p.v -------------------------------------------------------------------------------- /verilog/add_3p.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/add_3p.v -------------------------------------------------------------------------------- /verilog/adpcm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/adpcm.v -------------------------------------------------------------------------------- /verilog/ammod.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/ammod.v -------------------------------------------------------------------------------- /verilog/arctan.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/arctan.v -------------------------------------------------------------------------------- /verilog/bfproc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/bfproc.v -------------------------------------------------------------------------------- /verilog/case3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/case3.v -------------------------------------------------------------------------------- /verilog/case3s.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/case3s.v -------------------------------------------------------------------------------- /verilog/case5p.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/case5p.v -------------------------------------------------------------------------------- /verilog/ccmul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/ccmul.v -------------------------------------------------------------------------------- /verilog/cic3r32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/cic3r32.v -------------------------------------------------------------------------------- /verilog/cic3s32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/cic3s32.v -------------------------------------------------------------------------------- /verilog/cmoms.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/cmoms.v -------------------------------------------------------------------------------- /verilog/cmul7p8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/cmul7p8.v -------------------------------------------------------------------------------- /verilog/cordic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/cordic.v -------------------------------------------------------------------------------- /verilog/dafsm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/dafsm.v -------------------------------------------------------------------------------- /verilog/dapara.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/dapara.v -------------------------------------------------------------------------------- /verilog/darom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/darom.v -------------------------------------------------------------------------------- /verilog/dasign.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/dasign.v -------------------------------------------------------------------------------- /verilog/data_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/data_ram.v -------------------------------------------------------------------------------- /verilog/db4latti.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/db4latti.v -------------------------------------------------------------------------------- /verilog/db4poly.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/db4poly.v -------------------------------------------------------------------------------- /verilog/div_aegp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/div_aegp.v -------------------------------------------------------------------------------- /verilog/div_res.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/div_res.v -------------------------------------------------------------------------------- /verilog/dwtden.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/dwtden.v -------------------------------------------------------------------------------- /verilog/example.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/example.v -------------------------------------------------------------------------------- /verilog/farrow.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/farrow.v -------------------------------------------------------------------------------- /verilog/fft256.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/fft256.v -------------------------------------------------------------------------------- /verilog/fir4dlms.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/fir4dlms.v -------------------------------------------------------------------------------- /verilog/fir_gen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/fir_gen.v -------------------------------------------------------------------------------- /verilog/fir_lms.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/fir_lms.v -------------------------------------------------------------------------------- /verilog/fir_srg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/fir_srg.v -------------------------------------------------------------------------------- /verilog/fun_text.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/fun_text.v -------------------------------------------------------------------------------- /verilog/g711alaw.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/g711alaw.v -------------------------------------------------------------------------------- /verilog/ica.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/ica.v -------------------------------------------------------------------------------- /verilog/iir.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/iir.v -------------------------------------------------------------------------------- /verilog/iir5lwdf.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/iir5lwdf.v -------------------------------------------------------------------------------- /verilog/iir5para.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/iir5para.v -------------------------------------------------------------------------------- /verilog/iir5sfix.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/iir5sfix.v -------------------------------------------------------------------------------- /verilog/iir_par.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/iir_par.v -------------------------------------------------------------------------------- /verilog/iir_pipe.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/iir_pipe.v -------------------------------------------------------------------------------- /verilog/lfsr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/lfsr.v -------------------------------------------------------------------------------- /verilog/lfsr6s3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/lfsr6s3.v -------------------------------------------------------------------------------- /verilog/lib_add_sub.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/lib_add_sub.v -------------------------------------------------------------------------------- /verilog/lib_ff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/lib_ff.v -------------------------------------------------------------------------------- /verilog/ln.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/ln.v -------------------------------------------------------------------------------- /verilog/magnitude.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/magnitude.v -------------------------------------------------------------------------------- /verilog/mul_ser.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/mul_ser.v -------------------------------------------------------------------------------- /verilog/pca.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/pca.v -------------------------------------------------------------------------------- /verilog/prog_rom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/prog_rom.v -------------------------------------------------------------------------------- /verilog/rader7.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/rader7.v -------------------------------------------------------------------------------- /verilog/rc_sinc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/rc_sinc.v -------------------------------------------------------------------------------- /verilog/reg_file.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/reg_file.v -------------------------------------------------------------------------------- /verilog/sqrt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/sqrt.v -------------------------------------------------------------------------------- /verilog/trisc0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/verilog/trisc0.v -------------------------------------------------------------------------------- /vhdl/Copyright: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/Copyright -------------------------------------------------------------------------------- /vhdl/add1p.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/add1p.vhd -------------------------------------------------------------------------------- /vhdl/add2p.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/add2p.vhd -------------------------------------------------------------------------------- /vhdl/add3p.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/add3p.vhd -------------------------------------------------------------------------------- /vhdl/adpcm.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/adpcm.vhd -------------------------------------------------------------------------------- /vhdl/ammod.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/ammod.vhd -------------------------------------------------------------------------------- /vhdl/arctan.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/arctan.vhd -------------------------------------------------------------------------------- /vhdl/bfproc.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/bfproc.vhd -------------------------------------------------------------------------------- /vhdl/case3.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/case3.vhd -------------------------------------------------------------------------------- /vhdl/case3s.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/case3s.vhd -------------------------------------------------------------------------------- /vhdl/case5p.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/case5p.vhd -------------------------------------------------------------------------------- /vhdl/ccmul.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/ccmul.vhd -------------------------------------------------------------------------------- /vhdl/cic3r32.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/cic3r32.vhd -------------------------------------------------------------------------------- /vhdl/cic3s32.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/cic3s32.vhd -------------------------------------------------------------------------------- /vhdl/cmoms.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/cmoms.vhd -------------------------------------------------------------------------------- /vhdl/cmul7p8.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/cmul7p8.vhd -------------------------------------------------------------------------------- /vhdl/cordic.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/cordic.vhd -------------------------------------------------------------------------------- /vhdl/dapara.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/dapara.vhd -------------------------------------------------------------------------------- /vhdl/dasign.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/dasign.vhd -------------------------------------------------------------------------------- /vhdl/db4latti.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/db4latti.vhd -------------------------------------------------------------------------------- /vhdl/db4poly.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/db4poly.vhd -------------------------------------------------------------------------------- /vhdl/dif256.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/dif256.vhd -------------------------------------------------------------------------------- /vhdl/div_aegp.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/div_aegp.vhd -------------------------------------------------------------------------------- /vhdl/div_res.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/div_res.vhd -------------------------------------------------------------------------------- /vhdl/dwtden.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/dwtden.vhd -------------------------------------------------------------------------------- /vhdl/example.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/example.vhd -------------------------------------------------------------------------------- /vhdl/farrow.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/farrow.vhd -------------------------------------------------------------------------------- /vhdl/fft256.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/fft256.vhd -------------------------------------------------------------------------------- /vhdl/fir4dlms.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/fir4dlms.vhd -------------------------------------------------------------------------------- /vhdl/fir_gen.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/fir_gen.vhd -------------------------------------------------------------------------------- /vhdl/fir_lms.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/fir_lms.vhd -------------------------------------------------------------------------------- /vhdl/fir_srg.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/fir_srg.vhd -------------------------------------------------------------------------------- /vhdl/fpu.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/fpu.vhd -------------------------------------------------------------------------------- /vhdl/fun_text.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/fun_text.vhd -------------------------------------------------------------------------------- /vhdl/g711alaw.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/g711alaw.vhd -------------------------------------------------------------------------------- /vhdl/ica.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/ica.vhd -------------------------------------------------------------------------------- /vhdl/iir.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/iir.vhd -------------------------------------------------------------------------------- /vhdl/iir5lwdf.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/iir5lwdf.vhd -------------------------------------------------------------------------------- /vhdl/iir5lwdf_nwrap.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/iir5lwdf_nwrap.vhd -------------------------------------------------------------------------------- /vhdl/iir5para.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/iir5para.vhd -------------------------------------------------------------------------------- /vhdl/iir5para_nwrap.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/iir5para_nwrap.vhd -------------------------------------------------------------------------------- /vhdl/iir5sfix.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/iir5sfix.vhd -------------------------------------------------------------------------------- /vhdl/iir5sfix_nwrap.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/iir5sfix_nwrap.vhd -------------------------------------------------------------------------------- /vhdl/iir_par.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/iir_par.vhd -------------------------------------------------------------------------------- /vhdl/iir_pipe.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/iir_pipe.vhd -------------------------------------------------------------------------------- /vhdl/lfsr.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/lfsr.vhd -------------------------------------------------------------------------------- /vhdl/lfsr6s3.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/lfsr6s3.vhd -------------------------------------------------------------------------------- /vhdl/lib_add_sub.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/lib_add_sub.vhd -------------------------------------------------------------------------------- /vhdl/lib_ff.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/lib_ff.vhd -------------------------------------------------------------------------------- /vhdl/ln.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/ln.vhd -------------------------------------------------------------------------------- /vhdl/magnitude.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/magnitude.vhd -------------------------------------------------------------------------------- /vhdl/pca.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/pca.vhd -------------------------------------------------------------------------------- /vhdl/rader7.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/rader7.vhd -------------------------------------------------------------------------------- /vhdl/rc_sinc.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/rc_sinc.vhd -------------------------------------------------------------------------------- /vhdl/reg_file.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/reg_file.vhd -------------------------------------------------------------------------------- /vhdl/sine256x8.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/sine256x8.vhd -------------------------------------------------------------------------------- /vhdl/sqrt.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/sqrt.vhd -------------------------------------------------------------------------------- /vhdl/trisc0.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/uwemeyerbaese/DSP_with_FPGAs_ed4/HEAD/vhdl/trisc0.vhd --------------------------------------------------------------------------------