├── Electronic boards design ├── Heartbeat_measurement_board │ ├── Heartbeat_board.PrjPcb │ ├── Heartbeat_pcb.PcbDoc │ ├── Heartbeat_sch.SchDoc │ └── __Previews │ │ ├── Heart_BeatV2_pcb.PcbDocPreview │ │ ├── Heart_BeatV2_sch.SchDocPreview │ │ ├── Heart_Beat_pcb.PcbDocPreview │ │ ├── Heart_Beat_sch.SchDocPreview │ │ ├── Heartbeat_pcb.PcbDocPreview │ │ └── Heartbeat_sch.SchDocPreview ├── MCP2200_board │ ├── MCP2200_board.PrjPcb │ ├── __Previews │ │ ├── pcb_mcp2200.PcbDocPreview │ │ ├── pcb_mcp2200_izolat_v2.PcbDocPreview │ │ ├── sch_mcp2200.SchDocPreview │ │ └── sch_mcp2200_izolat_v2.SchDocPreview │ ├── pcb_mcp2200.PcbDoc │ └── sch_mcp2200.SchDoc ├── Oscilloscope_board │ ├── Oscilloscope_board.PrjPcb │ ├── __Previews │ │ ├── scope_in_pcb.PcbDocPreview │ │ └── scope_in_sch.SchDocPreview │ ├── scope_in_pcb.PcbDoc │ └── scope_in_sch.SchDoc └── Power Supply_board │ ├── NexisIV_power supply.PrjPcb │ ├── PCB_NexisIV_ps.PcbDoc │ ├── SCH_NexisIV_ps.SchDoc │ └── __Previews │ ├── PCB_NexisIV_ps.PcbDocPreview │ └── SCH_NexisIV_ps.SchDocPreview ├── FPGA bit file └── TOP.bit ├── LabView GUI └── nexys_serial_XUP.vi ├── Vivado Project.rar ├── XUP Documentation.pdf ├── readme.md ├── verilog files ├── ADC_clock_mux.v ├── Fourier.v ├── MUX.v ├── MUX_converter.v ├── Radical.v ├── SRAM.v ├── SRAM3.v ├── Square.v ├── Sum.v ├── TOP.v ├── Transcodor.v ├── decoder.v ├── pll_loop.v └── ram2.v └── vhdl files ├── aux_vlad.vhd ├── custom_adc_ad9215.vhd ├── defs.vhd ├── serial_rx.vhd ├── serial_tx.vhd └── serialt.vhd /Electronic boards design/Heartbeat_measurement_board/Heartbeat_board.PrjPcb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Heartbeat_measurement_board/Heartbeat_board.PrjPcb -------------------------------------------------------------------------------- /Electronic boards design/Heartbeat_measurement_board/Heartbeat_pcb.PcbDoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Heartbeat_measurement_board/Heartbeat_pcb.PcbDoc -------------------------------------------------------------------------------- /Electronic boards design/Heartbeat_measurement_board/Heartbeat_sch.SchDoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Heartbeat_measurement_board/Heartbeat_sch.SchDoc -------------------------------------------------------------------------------- /Electronic boards design/Heartbeat_measurement_board/__Previews/Heart_BeatV2_pcb.PcbDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Heartbeat_measurement_board/__Previews/Heart_BeatV2_pcb.PcbDocPreview -------------------------------------------------------------------------------- /Electronic boards design/Heartbeat_measurement_board/__Previews/Heart_BeatV2_sch.SchDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Heartbeat_measurement_board/__Previews/Heart_BeatV2_sch.SchDocPreview -------------------------------------------------------------------------------- /Electronic boards design/Heartbeat_measurement_board/__Previews/Heart_Beat_pcb.PcbDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Heartbeat_measurement_board/__Previews/Heart_Beat_pcb.PcbDocPreview -------------------------------------------------------------------------------- /Electronic boards design/Heartbeat_measurement_board/__Previews/Heart_Beat_sch.SchDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Heartbeat_measurement_board/__Previews/Heart_Beat_sch.SchDocPreview -------------------------------------------------------------------------------- /Electronic boards design/Heartbeat_measurement_board/__Previews/Heartbeat_pcb.PcbDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Heartbeat_measurement_board/__Previews/Heartbeat_pcb.PcbDocPreview -------------------------------------------------------------------------------- /Electronic boards design/Heartbeat_measurement_board/__Previews/Heartbeat_sch.SchDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Heartbeat_measurement_board/__Previews/Heartbeat_sch.SchDocPreview -------------------------------------------------------------------------------- /Electronic boards design/MCP2200_board/MCP2200_board.PrjPcb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/MCP2200_board/MCP2200_board.PrjPcb -------------------------------------------------------------------------------- /Electronic boards design/MCP2200_board/__Previews/pcb_mcp2200.PcbDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/MCP2200_board/__Previews/pcb_mcp2200.PcbDocPreview -------------------------------------------------------------------------------- /Electronic boards design/MCP2200_board/__Previews/pcb_mcp2200_izolat_v2.PcbDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/MCP2200_board/__Previews/pcb_mcp2200_izolat_v2.PcbDocPreview -------------------------------------------------------------------------------- /Electronic boards design/MCP2200_board/__Previews/sch_mcp2200.SchDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/MCP2200_board/__Previews/sch_mcp2200.SchDocPreview -------------------------------------------------------------------------------- /Electronic boards design/MCP2200_board/__Previews/sch_mcp2200_izolat_v2.SchDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/MCP2200_board/__Previews/sch_mcp2200_izolat_v2.SchDocPreview -------------------------------------------------------------------------------- /Electronic boards design/MCP2200_board/pcb_mcp2200.PcbDoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/MCP2200_board/pcb_mcp2200.PcbDoc -------------------------------------------------------------------------------- /Electronic boards design/MCP2200_board/sch_mcp2200.SchDoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/MCP2200_board/sch_mcp2200.SchDoc -------------------------------------------------------------------------------- /Electronic boards design/Oscilloscope_board/Oscilloscope_board.PrjPcb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Oscilloscope_board/Oscilloscope_board.PrjPcb -------------------------------------------------------------------------------- /Electronic boards design/Oscilloscope_board/__Previews/scope_in_pcb.PcbDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Oscilloscope_board/__Previews/scope_in_pcb.PcbDocPreview -------------------------------------------------------------------------------- /Electronic boards design/Oscilloscope_board/__Previews/scope_in_sch.SchDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Oscilloscope_board/__Previews/scope_in_sch.SchDocPreview -------------------------------------------------------------------------------- /Electronic boards design/Oscilloscope_board/scope_in_pcb.PcbDoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Oscilloscope_board/scope_in_pcb.PcbDoc -------------------------------------------------------------------------------- /Electronic boards design/Oscilloscope_board/scope_in_sch.SchDoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Oscilloscope_board/scope_in_sch.SchDoc -------------------------------------------------------------------------------- /Electronic boards design/Power Supply_board/NexisIV_power supply.PrjPcb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Power Supply_board/NexisIV_power supply.PrjPcb -------------------------------------------------------------------------------- /Electronic boards design/Power Supply_board/PCB_NexisIV_ps.PcbDoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Power Supply_board/PCB_NexisIV_ps.PcbDoc -------------------------------------------------------------------------------- /Electronic boards design/Power Supply_board/SCH_NexisIV_ps.SchDoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Power Supply_board/SCH_NexisIV_ps.SchDoc -------------------------------------------------------------------------------- /Electronic boards design/Power Supply_board/__Previews/PCB_NexisIV_ps.PcbDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Power Supply_board/__Previews/PCB_NexisIV_ps.PcbDocPreview -------------------------------------------------------------------------------- /Electronic boards design/Power Supply_board/__Previews/SCH_NexisIV_ps.SchDocPreview: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Electronic boards design/Power Supply_board/__Previews/SCH_NexisIV_ps.SchDocPreview -------------------------------------------------------------------------------- /FPGA bit file/TOP.bit: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/FPGA bit file/TOP.bit -------------------------------------------------------------------------------- /LabView GUI/nexys_serial_XUP.vi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/LabView GUI/nexys_serial_XUP.vi -------------------------------------------------------------------------------- /Vivado Project.rar: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/Vivado Project.rar -------------------------------------------------------------------------------- /XUP Documentation.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/XUP Documentation.pdf -------------------------------------------------------------------------------- /readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/readme.md -------------------------------------------------------------------------------- /verilog files/ADC_clock_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/ADC_clock_mux.v -------------------------------------------------------------------------------- /verilog files/Fourier.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/Fourier.v -------------------------------------------------------------------------------- /verilog files/MUX.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/MUX.v -------------------------------------------------------------------------------- /verilog files/MUX_converter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/MUX_converter.v -------------------------------------------------------------------------------- /verilog files/Radical.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/Radical.v -------------------------------------------------------------------------------- /verilog files/SRAM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/SRAM.v -------------------------------------------------------------------------------- /verilog files/SRAM3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/SRAM3.v -------------------------------------------------------------------------------- /verilog files/Square.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/Square.v -------------------------------------------------------------------------------- /verilog files/Sum.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/Sum.v -------------------------------------------------------------------------------- /verilog files/TOP.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/TOP.v -------------------------------------------------------------------------------- /verilog files/Transcodor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/Transcodor.v -------------------------------------------------------------------------------- /verilog files/decoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/decoder.v -------------------------------------------------------------------------------- /verilog files/pll_loop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/pll_loop.v -------------------------------------------------------------------------------- /verilog files/ram2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/verilog files/ram2.v -------------------------------------------------------------------------------- /vhdl files/aux_vlad.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/vhdl files/aux_vlad.vhd -------------------------------------------------------------------------------- /vhdl files/custom_adc_ad9215.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/vhdl files/custom_adc_ad9215.vhd -------------------------------------------------------------------------------- /vhdl files/defs.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/vhdl files/defs.vhd -------------------------------------------------------------------------------- /vhdl files/serial_rx.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/vhdl files/serial_rx.vhd -------------------------------------------------------------------------------- /vhdl files/serial_tx.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/vhdl files/serial_tx.vhd -------------------------------------------------------------------------------- /vhdl files/serialt.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/vladniculescu/High-Speed-FPGA-based-Data-Acquisition-System-100MSPS/HEAD/vhdl files/serialt.vhd --------------------------------------------------------------------------------