├── LICENSE ├── README.md ├── doc ├── README.txt ├── STATUS.txt └── usb_doc.pdf ├── rtl └── verilog │ ├── usbf_crc16.v │ ├── usbf_crc5.v │ ├── usbf_defines.v │ ├── usbf_ep_rf.v │ ├── usbf_ep_rf_dummy.v │ ├── usbf_idma.v │ ├── usbf_mem_arb.v │ ├── usbf_pa.v │ ├── usbf_pd.v │ ├── usbf_pe.v │ ├── usbf_pl.v │ ├── usbf_rf.v │ ├── usbf_top.v │ ├── usbf_utmi_if.v │ ├── usbf_utmi_ls.v │ └── usbf_wb.v └── syn └── bin ├── comp.dc ├── design_spec.dc ├── lib_spec.dc └── read.dc /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/README.md -------------------------------------------------------------------------------- /doc/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/doc/README.txt -------------------------------------------------------------------------------- /doc/STATUS.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/doc/STATUS.txt -------------------------------------------------------------------------------- /doc/usb_doc.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/doc/usb_doc.pdf -------------------------------------------------------------------------------- /rtl/verilog/usbf_crc16.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_crc16.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_crc5.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_crc5.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_defines.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_ep_rf.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_ep_rf.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_ep_rf_dummy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_ep_rf_dummy.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_idma.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_idma.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_mem_arb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_mem_arb.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_pa.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_pa.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_pd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_pd.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_pe.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_pe.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_pl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_pl.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_rf.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_rf.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_top.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_utmi_if.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_utmi_if.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_utmi_ls.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_utmi_ls.v -------------------------------------------------------------------------------- /rtl/verilog/usbf_wb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/rtl/verilog/usbf_wb.v -------------------------------------------------------------------------------- /syn/bin/comp.dc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/syn/bin/comp.dc -------------------------------------------------------------------------------- /syn/bin/design_spec.dc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/syn/bin/design_spec.dc -------------------------------------------------------------------------------- /syn/bin/lib_spec.dc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/syn/bin/lib_spec.dc -------------------------------------------------------------------------------- /syn/bin/read.dc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/www-asics-ws/usb2_dev/HEAD/syn/bin/read.dc --------------------------------------------------------------------------------