├── FPGA ├── 50 │ ├── README.rst │ ├── fintf_jtag │ │ ├── fintf_jtag.tcl │ │ ├── fintf_jtag.vhd │ │ ├── fintf_jtag.xise │ │ └── makefile │ ├── fintf_jtag_new │ │ ├── fintf_jtag.ucf │ │ ├── fintf_jtag.xise │ │ └── fintfc_jtag.vhd │ ├── makefile │ ├── ramintfc_jtag │ │ ├── makefile │ │ ├── ramintfc_jtag.tcl │ │ ├── ramintfc_jtag.vhd │ │ └── ramintfc_jtag.xise │ ├── ramintfc_jtag_new │ │ ├── ramintfc_jtag.vhd │ │ └── ramintfc_jtag.xise │ ├── test_board_jtag │ │ ├── makefile │ │ ├── test_board_jtag.tcl │ │ ├── test_board_jtag.vhd │ │ └── test_board_jtag.xise │ └── test_board_jtag_new │ │ ├── test_board_jtag.tcl │ │ ├── test_board_jtag.vhd │ │ └── test_board_jtag.xise ├── 200 │ ├── HostIoToI2c │ │ ├── HostIoToI2c.xise │ │ └── HostIoToI2cTest.ucf │ ├── README.rst │ ├── SdcardTest │ │ ├── SdCardCtrlTest.ucf │ │ └── SdcardTest.xise │ ├── blinker │ │ ├── blinker.tcl │ │ ├── blinker.ucf │ │ ├── blinker.vhd │ │ ├── blinker.xise │ │ └── makefile │ ├── counter │ │ ├── counter.tcl │ │ ├── counter.vhd │ │ ├── counter.xise │ │ └── makefile │ ├── fast_blinker │ │ ├── fast_blinker.tcl │ │ ├── fast_blinker.ucf │ │ ├── fast_blinker.vhd │ │ ├── fast_blinker.xise │ │ └── makefile │ ├── fintf_jtag │ │ ├── fintf_jtag.tcl │ │ ├── fintf_jtag.vhd │ │ ├── fintf_jtag.xise │ │ └── makefile │ ├── fintf_jtag_new │ │ ├── fintf_jtag.ucf │ │ ├── fintf_jtag.xise │ │ └── fintfc_jtag.vhd │ ├── hcsr04_test │ │ ├── hcsr04_test.ucf │ │ └── hcsr04_test.xise │ ├── hostio_test │ │ ├── hostio_test.tcl │ │ ├── hostio_test.xise │ │ └── makefile │ ├── makefile │ ├── ramintfc_jtag │ │ ├── makefile │ │ ├── ramintfc_jtag.tcl │ │ ├── ramintfc_jtag.vhd │ │ └── ramintfc_jtag.xise │ ├── ramintfc_jtag_new │ │ ├── ramintfc_jtag.vhd │ │ └── ramintfc_jtag.xise │ ├── rand_test │ │ ├── makefile │ │ ├── rand_test.tcl │ │ └── rand_test.xise │ ├── sdram_test │ │ ├── makefile │ │ ├── sdram_test.tcl │ │ ├── sdram_test.vhd │ │ └── sdram_test.xise │ ├── test_board_jtag │ │ ├── makefile │ │ ├── test_board_jtag.tcl │ │ ├── test_board_jtag.vhd │ │ └── test_board_jtag.xise │ ├── test_board_jtag_new │ │ ├── test_board_jtag.tcl │ │ ├── test_board_jtag.vhd │ │ └── test_board_jtag.xise │ └── vga_bram │ │ ├── VgaCtlr.vhd │ │ ├── VgaDisplay.vhd │ │ ├── block_diagram.svg │ │ ├── ipcore_dir │ │ ├── CharRom.coe │ │ ├── CharRom.ngc │ │ ├── CharRom.vhd │ │ ├── CharRom.xco │ │ ├── CharRom.xise │ │ ├── MZ7CGint.ROM │ │ ├── ScreenRam.ngc │ │ ├── ScreenRam.vhd │ │ ├── ScreenRam.xco │ │ └── ScreenRam.xise │ │ ├── makefile │ │ ├── top.ucf │ │ ├── top.vhd │ │ ├── vga_bram.tcl │ │ └── vga_bram.xise ├── README.rst ├── XuLA_lib │ ├── Audio.vhd │ ├── ButtonDebouncer.vhd │ ├── ButtonScanner.vhd │ ├── ClkGen.vhd │ ├── Common.vhd │ ├── Fifo.vhd │ ├── FlashCntl.vhd │ ├── Hcsr04.vhd │ ├── HostIo.vhd │ ├── HostIoToI2c.vhd │ ├── HostIoToSpi.vhd │ ├── I2c.vhd │ ├── LedDigits.vhd │ ├── MemTest.vhd │ ├── Pwm.vhd │ ├── README.rst │ ├── RandGen.vhd │ ├── RotaryEncoder.vhd │ ├── SDCard.vhd │ ├── SdramCntl.vhd │ ├── Spi.vhd │ ├── SyncToClk.vhd │ ├── TestBoardCore.vhd │ ├── UserInstrJtag.vhd │ ├── Vga.vhd │ └── XuLA.ucf ├── makefile └── process_properties.tcl ├── README.rst ├── docs └── Manual │ ├── 5V_tolerance.svg │ ├── FPGA_to_Flash.svg │ ├── FPGA_to_SDRAM.svg │ ├── JTAG_header.svg │ ├── JTAG_port.svg │ ├── Manual.odt │ ├── XuLA_block_diagram.svg │ ├── image_box.svg │ ├── power_jumpers.svg │ └── power_train.svg ├── fmw ├── README.rst ├── boot │ ├── CleanUp.bat │ ├── Makefile │ ├── XuLA_boot.hex │ ├── XuLA_boot.mcp │ ├── XuLA_boot.mcw │ ├── autofiles │ │ ├── usbcfg.h │ │ ├── usbdsc.c │ │ └── usbdsc.h │ ├── configbits.c │ ├── eeprom_flags.h │ ├── io_cfg.h │ ├── main.c │ ├── system │ │ ├── interrupt │ │ │ ├── interrupt.c │ │ │ └── interrupt.h │ │ ├── typedefs.h │ │ └── usb │ │ │ ├── class │ │ │ └── boot │ │ │ │ ├── boot.c │ │ │ │ └── boot.h │ │ │ ├── usb.h │ │ │ ├── usb9 │ │ │ ├── usb9.c │ │ │ └── usb9.h │ │ │ ├── usb_compile_time_validation.h │ │ │ ├── usbctrltrf │ │ │ ├── usbctrltrf.c │ │ │ └── usbctrltrf.h │ │ │ ├── usbdefs │ │ │ ├── usbdefs_ep0_buff.h │ │ │ └── usbdefs_std_dsc.h │ │ │ ├── usbdrv │ │ │ ├── usbdrv.c │ │ │ └── usbdrv.h │ │ │ ├── usbmmap.c │ │ │ └── usbmmap.h │ ├── usbcmd.h │ └── version.h └── user │ ├── 18f14k50_g.lkr │ ├── CleanUp.bat │ ├── HardwareProfile.h │ ├── Makefile │ ├── XuLA_jtag.mcp │ ├── XuLA_jtag.mcw │ ├── blinker.c │ ├── blinker.h │ ├── configbits.c │ ├── eeprom_flags.h │ ├── main.c │ ├── usb_config.h │ ├── usb_descriptors.c │ ├── usbcmd.h │ ├── user.c │ ├── user.h │ ├── utils.c │ ├── utils.h │ └── version.h ├── misc ├── XuLA-logo.bmp ├── XuLA-logo.svg ├── clk_freqs.xls └── xilinx_rules.mk └── pcb ├── .solderpad ├── board.pdf ├── bom.json ├── photo.jpg └── schematic.pdf ├── XuLA-SEP_array.brd ├── XuLA.brd ├── XuLA.sch ├── eagle.epf └── notes.txt /FPGA/200/HostIoToI2c/HostIoToI2c.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/HostIoToI2c/HostIoToI2c.xise -------------------------------------------------------------------------------- /FPGA/200/HostIoToI2c/HostIoToI2cTest.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/HostIoToI2c/HostIoToI2cTest.ucf -------------------------------------------------------------------------------- /FPGA/200/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/README.rst -------------------------------------------------------------------------------- /FPGA/200/SdcardTest/SdCardCtrlTest.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/SdcardTest/SdCardCtrlTest.ucf -------------------------------------------------------------------------------- /FPGA/200/SdcardTest/SdcardTest.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/SdcardTest/SdcardTest.xise -------------------------------------------------------------------------------- /FPGA/200/blinker/blinker.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/blinker/blinker.tcl -------------------------------------------------------------------------------- /FPGA/200/blinker/blinker.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/blinker/blinker.ucf -------------------------------------------------------------------------------- /FPGA/200/blinker/blinker.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/blinker/blinker.vhd -------------------------------------------------------------------------------- /FPGA/200/blinker/blinker.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/blinker/blinker.xise -------------------------------------------------------------------------------- /FPGA/200/blinker/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/blinker/makefile -------------------------------------------------------------------------------- /FPGA/200/counter/counter.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/counter/counter.tcl -------------------------------------------------------------------------------- /FPGA/200/counter/counter.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/counter/counter.vhd -------------------------------------------------------------------------------- /FPGA/200/counter/counter.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/counter/counter.xise -------------------------------------------------------------------------------- /FPGA/200/counter/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/counter/makefile -------------------------------------------------------------------------------- /FPGA/200/fast_blinker/fast_blinker.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fast_blinker/fast_blinker.tcl -------------------------------------------------------------------------------- /FPGA/200/fast_blinker/fast_blinker.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fast_blinker/fast_blinker.ucf -------------------------------------------------------------------------------- /FPGA/200/fast_blinker/fast_blinker.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fast_blinker/fast_blinker.vhd -------------------------------------------------------------------------------- /FPGA/200/fast_blinker/fast_blinker.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fast_blinker/fast_blinker.xise -------------------------------------------------------------------------------- /FPGA/200/fast_blinker/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fast_blinker/makefile -------------------------------------------------------------------------------- /FPGA/200/fintf_jtag/fintf_jtag.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fintf_jtag/fintf_jtag.tcl -------------------------------------------------------------------------------- /FPGA/200/fintf_jtag/fintf_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fintf_jtag/fintf_jtag.vhd -------------------------------------------------------------------------------- /FPGA/200/fintf_jtag/fintf_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fintf_jtag/fintf_jtag.xise -------------------------------------------------------------------------------- /FPGA/200/fintf_jtag/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fintf_jtag/makefile -------------------------------------------------------------------------------- /FPGA/200/fintf_jtag_new/fintf_jtag.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fintf_jtag_new/fintf_jtag.ucf -------------------------------------------------------------------------------- /FPGA/200/fintf_jtag_new/fintf_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fintf_jtag_new/fintf_jtag.xise -------------------------------------------------------------------------------- /FPGA/200/fintf_jtag_new/fintfc_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/fintf_jtag_new/fintfc_jtag.vhd -------------------------------------------------------------------------------- /FPGA/200/hcsr04_test/hcsr04_test.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/hcsr04_test/hcsr04_test.ucf -------------------------------------------------------------------------------- /FPGA/200/hcsr04_test/hcsr04_test.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/hcsr04_test/hcsr04_test.xise -------------------------------------------------------------------------------- /FPGA/200/hostio_test/hostio_test.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/hostio_test/hostio_test.tcl -------------------------------------------------------------------------------- /FPGA/200/hostio_test/hostio_test.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/hostio_test/hostio_test.xise -------------------------------------------------------------------------------- /FPGA/200/hostio_test/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/hostio_test/makefile -------------------------------------------------------------------------------- /FPGA/200/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/makefile -------------------------------------------------------------------------------- /FPGA/200/ramintfc_jtag/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/ramintfc_jtag/makefile -------------------------------------------------------------------------------- /FPGA/200/ramintfc_jtag/ramintfc_jtag.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/ramintfc_jtag/ramintfc_jtag.tcl -------------------------------------------------------------------------------- /FPGA/200/ramintfc_jtag/ramintfc_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/ramintfc_jtag/ramintfc_jtag.vhd -------------------------------------------------------------------------------- /FPGA/200/ramintfc_jtag/ramintfc_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/ramintfc_jtag/ramintfc_jtag.xise -------------------------------------------------------------------------------- /FPGA/200/ramintfc_jtag_new/ramintfc_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/ramintfc_jtag_new/ramintfc_jtag.vhd -------------------------------------------------------------------------------- /FPGA/200/ramintfc_jtag_new/ramintfc_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/ramintfc_jtag_new/ramintfc_jtag.xise -------------------------------------------------------------------------------- /FPGA/200/rand_test/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/rand_test/makefile -------------------------------------------------------------------------------- /FPGA/200/rand_test/rand_test.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/rand_test/rand_test.tcl -------------------------------------------------------------------------------- /FPGA/200/rand_test/rand_test.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/rand_test/rand_test.xise -------------------------------------------------------------------------------- /FPGA/200/sdram_test/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/sdram_test/makefile -------------------------------------------------------------------------------- /FPGA/200/sdram_test/sdram_test.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/sdram_test/sdram_test.tcl -------------------------------------------------------------------------------- /FPGA/200/sdram_test/sdram_test.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/sdram_test/sdram_test.vhd -------------------------------------------------------------------------------- /FPGA/200/sdram_test/sdram_test.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/sdram_test/sdram_test.xise -------------------------------------------------------------------------------- /FPGA/200/test_board_jtag/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/test_board_jtag/makefile -------------------------------------------------------------------------------- /FPGA/200/test_board_jtag/test_board_jtag.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/test_board_jtag/test_board_jtag.tcl -------------------------------------------------------------------------------- /FPGA/200/test_board_jtag/test_board_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/test_board_jtag/test_board_jtag.vhd -------------------------------------------------------------------------------- /FPGA/200/test_board_jtag/test_board_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/test_board_jtag/test_board_jtag.xise -------------------------------------------------------------------------------- /FPGA/200/test_board_jtag_new/test_board_jtag.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/test_board_jtag_new/test_board_jtag.tcl -------------------------------------------------------------------------------- /FPGA/200/test_board_jtag_new/test_board_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/test_board_jtag_new/test_board_jtag.vhd -------------------------------------------------------------------------------- /FPGA/200/test_board_jtag_new/test_board_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/test_board_jtag_new/test_board_jtag.xise -------------------------------------------------------------------------------- /FPGA/200/vga_bram/VgaCtlr.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/VgaCtlr.vhd -------------------------------------------------------------------------------- /FPGA/200/vga_bram/VgaDisplay.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/VgaDisplay.vhd -------------------------------------------------------------------------------- /FPGA/200/vga_bram/block_diagram.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/block_diagram.svg -------------------------------------------------------------------------------- /FPGA/200/vga_bram/ipcore_dir/CharRom.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/ipcore_dir/CharRom.coe -------------------------------------------------------------------------------- /FPGA/200/vga_bram/ipcore_dir/CharRom.ngc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/ipcore_dir/CharRom.ngc -------------------------------------------------------------------------------- /FPGA/200/vga_bram/ipcore_dir/CharRom.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/ipcore_dir/CharRom.vhd -------------------------------------------------------------------------------- /FPGA/200/vga_bram/ipcore_dir/CharRom.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/ipcore_dir/CharRom.xco -------------------------------------------------------------------------------- /FPGA/200/vga_bram/ipcore_dir/CharRom.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/ipcore_dir/CharRom.xise -------------------------------------------------------------------------------- /FPGA/200/vga_bram/ipcore_dir/MZ7CGint.ROM: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/ipcore_dir/MZ7CGint.ROM -------------------------------------------------------------------------------- /FPGA/200/vga_bram/ipcore_dir/ScreenRam.ngc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/ipcore_dir/ScreenRam.ngc -------------------------------------------------------------------------------- /FPGA/200/vga_bram/ipcore_dir/ScreenRam.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/ipcore_dir/ScreenRam.vhd -------------------------------------------------------------------------------- /FPGA/200/vga_bram/ipcore_dir/ScreenRam.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/ipcore_dir/ScreenRam.xco -------------------------------------------------------------------------------- /FPGA/200/vga_bram/ipcore_dir/ScreenRam.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/ipcore_dir/ScreenRam.xise -------------------------------------------------------------------------------- /FPGA/200/vga_bram/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/makefile -------------------------------------------------------------------------------- /FPGA/200/vga_bram/top.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/top.ucf -------------------------------------------------------------------------------- /FPGA/200/vga_bram/top.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/top.vhd -------------------------------------------------------------------------------- /FPGA/200/vga_bram/vga_bram.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/vga_bram.tcl -------------------------------------------------------------------------------- /FPGA/200/vga_bram/vga_bram.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/200/vga_bram/vga_bram.xise -------------------------------------------------------------------------------- /FPGA/50/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/README.rst -------------------------------------------------------------------------------- /FPGA/50/fintf_jtag/fintf_jtag.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/fintf_jtag/fintf_jtag.tcl -------------------------------------------------------------------------------- /FPGA/50/fintf_jtag/fintf_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/fintf_jtag/fintf_jtag.vhd -------------------------------------------------------------------------------- /FPGA/50/fintf_jtag/fintf_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/fintf_jtag/fintf_jtag.xise -------------------------------------------------------------------------------- /FPGA/50/fintf_jtag/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/fintf_jtag/makefile -------------------------------------------------------------------------------- /FPGA/50/fintf_jtag_new/fintf_jtag.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/fintf_jtag_new/fintf_jtag.ucf -------------------------------------------------------------------------------- /FPGA/50/fintf_jtag_new/fintf_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/fintf_jtag_new/fintf_jtag.xise -------------------------------------------------------------------------------- /FPGA/50/fintf_jtag_new/fintfc_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/fintf_jtag_new/fintfc_jtag.vhd -------------------------------------------------------------------------------- /FPGA/50/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/makefile -------------------------------------------------------------------------------- /FPGA/50/ramintfc_jtag/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/ramintfc_jtag/makefile -------------------------------------------------------------------------------- /FPGA/50/ramintfc_jtag/ramintfc_jtag.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/ramintfc_jtag/ramintfc_jtag.tcl -------------------------------------------------------------------------------- /FPGA/50/ramintfc_jtag/ramintfc_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/ramintfc_jtag/ramintfc_jtag.vhd -------------------------------------------------------------------------------- /FPGA/50/ramintfc_jtag/ramintfc_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/ramintfc_jtag/ramintfc_jtag.xise -------------------------------------------------------------------------------- /FPGA/50/ramintfc_jtag_new/ramintfc_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/ramintfc_jtag_new/ramintfc_jtag.vhd -------------------------------------------------------------------------------- /FPGA/50/ramintfc_jtag_new/ramintfc_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/ramintfc_jtag_new/ramintfc_jtag.xise -------------------------------------------------------------------------------- /FPGA/50/test_board_jtag/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/test_board_jtag/makefile -------------------------------------------------------------------------------- /FPGA/50/test_board_jtag/test_board_jtag.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/test_board_jtag/test_board_jtag.tcl -------------------------------------------------------------------------------- /FPGA/50/test_board_jtag/test_board_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/test_board_jtag/test_board_jtag.vhd -------------------------------------------------------------------------------- /FPGA/50/test_board_jtag/test_board_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/test_board_jtag/test_board_jtag.xise -------------------------------------------------------------------------------- /FPGA/50/test_board_jtag_new/test_board_jtag.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/test_board_jtag_new/test_board_jtag.tcl -------------------------------------------------------------------------------- /FPGA/50/test_board_jtag_new/test_board_jtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/test_board_jtag_new/test_board_jtag.vhd -------------------------------------------------------------------------------- /FPGA/50/test_board_jtag_new/test_board_jtag.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/50/test_board_jtag_new/test_board_jtag.xise -------------------------------------------------------------------------------- /FPGA/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/README.rst -------------------------------------------------------------------------------- /FPGA/XuLA_lib/Audio.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/Audio.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/ButtonDebouncer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/ButtonDebouncer.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/ButtonScanner.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/ButtonScanner.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/ClkGen.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/ClkGen.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/Common.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/Common.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/Fifo.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/Fifo.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/FlashCntl.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/FlashCntl.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/Hcsr04.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/Hcsr04.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/HostIo.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/HostIo.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/HostIoToI2c.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/HostIoToI2c.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/HostIoToSpi.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/HostIoToSpi.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/I2c.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/I2c.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/LedDigits.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/LedDigits.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/MemTest.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/MemTest.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/Pwm.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/Pwm.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/README.rst -------------------------------------------------------------------------------- /FPGA/XuLA_lib/RandGen.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/RandGen.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/RotaryEncoder.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/RotaryEncoder.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/SDCard.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/SDCard.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/SdramCntl.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/SdramCntl.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/Spi.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/Spi.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/SyncToClk.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/SyncToClk.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/TestBoardCore.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/TestBoardCore.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/UserInstrJtag.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/UserInstrJtag.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/Vga.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/Vga.vhd -------------------------------------------------------------------------------- /FPGA/XuLA_lib/XuLA.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/XuLA_lib/XuLA.ucf -------------------------------------------------------------------------------- /FPGA/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/makefile -------------------------------------------------------------------------------- /FPGA/process_properties.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/FPGA/process_properties.tcl -------------------------------------------------------------------------------- /README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/README.rst -------------------------------------------------------------------------------- /docs/Manual/5V_tolerance.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/docs/Manual/5V_tolerance.svg -------------------------------------------------------------------------------- /docs/Manual/FPGA_to_Flash.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/docs/Manual/FPGA_to_Flash.svg -------------------------------------------------------------------------------- /docs/Manual/FPGA_to_SDRAM.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/docs/Manual/FPGA_to_SDRAM.svg -------------------------------------------------------------------------------- /docs/Manual/JTAG_header.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/docs/Manual/JTAG_header.svg -------------------------------------------------------------------------------- /docs/Manual/JTAG_port.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/docs/Manual/JTAG_port.svg -------------------------------------------------------------------------------- /docs/Manual/Manual.odt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/docs/Manual/Manual.odt -------------------------------------------------------------------------------- /docs/Manual/XuLA_block_diagram.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/docs/Manual/XuLA_block_diagram.svg -------------------------------------------------------------------------------- /docs/Manual/image_box.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/docs/Manual/image_box.svg -------------------------------------------------------------------------------- /docs/Manual/power_jumpers.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/docs/Manual/power_jumpers.svg -------------------------------------------------------------------------------- /docs/Manual/power_train.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/docs/Manual/power_train.svg -------------------------------------------------------------------------------- /fmw/README.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/README.rst -------------------------------------------------------------------------------- /fmw/boot/CleanUp.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/CleanUp.bat -------------------------------------------------------------------------------- /fmw/boot/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/Makefile -------------------------------------------------------------------------------- /fmw/boot/XuLA_boot.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/XuLA_boot.hex -------------------------------------------------------------------------------- /fmw/boot/XuLA_boot.mcp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/XuLA_boot.mcp -------------------------------------------------------------------------------- /fmw/boot/XuLA_boot.mcw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/XuLA_boot.mcw -------------------------------------------------------------------------------- /fmw/boot/autofiles/usbcfg.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/autofiles/usbcfg.h -------------------------------------------------------------------------------- /fmw/boot/autofiles/usbdsc.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/autofiles/usbdsc.c -------------------------------------------------------------------------------- /fmw/boot/autofiles/usbdsc.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/autofiles/usbdsc.h -------------------------------------------------------------------------------- /fmw/boot/configbits.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/configbits.c -------------------------------------------------------------------------------- /fmw/boot/eeprom_flags.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/eeprom_flags.h -------------------------------------------------------------------------------- /fmw/boot/io_cfg.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/io_cfg.h -------------------------------------------------------------------------------- /fmw/boot/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/main.c -------------------------------------------------------------------------------- /fmw/boot/system/interrupt/interrupt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/interrupt/interrupt.c -------------------------------------------------------------------------------- /fmw/boot/system/interrupt/interrupt.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/interrupt/interrupt.h -------------------------------------------------------------------------------- /fmw/boot/system/typedefs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/typedefs.h -------------------------------------------------------------------------------- /fmw/boot/system/usb/class/boot/boot.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/class/boot/boot.c -------------------------------------------------------------------------------- /fmw/boot/system/usb/class/boot/boot.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/class/boot/boot.h -------------------------------------------------------------------------------- /fmw/boot/system/usb/usb.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usb.h -------------------------------------------------------------------------------- /fmw/boot/system/usb/usb9/usb9.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usb9/usb9.c -------------------------------------------------------------------------------- /fmw/boot/system/usb/usb9/usb9.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usb9/usb9.h -------------------------------------------------------------------------------- /fmw/boot/system/usb/usb_compile_time_validation.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usb_compile_time_validation.h -------------------------------------------------------------------------------- /fmw/boot/system/usb/usbctrltrf/usbctrltrf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usbctrltrf/usbctrltrf.c -------------------------------------------------------------------------------- /fmw/boot/system/usb/usbctrltrf/usbctrltrf.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usbctrltrf/usbctrltrf.h -------------------------------------------------------------------------------- /fmw/boot/system/usb/usbdefs/usbdefs_ep0_buff.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usbdefs/usbdefs_ep0_buff.h -------------------------------------------------------------------------------- /fmw/boot/system/usb/usbdefs/usbdefs_std_dsc.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usbdefs/usbdefs_std_dsc.h -------------------------------------------------------------------------------- /fmw/boot/system/usb/usbdrv/usbdrv.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usbdrv/usbdrv.c -------------------------------------------------------------------------------- /fmw/boot/system/usb/usbdrv/usbdrv.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usbdrv/usbdrv.h -------------------------------------------------------------------------------- /fmw/boot/system/usb/usbmmap.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usbmmap.c -------------------------------------------------------------------------------- /fmw/boot/system/usb/usbmmap.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/system/usb/usbmmap.h -------------------------------------------------------------------------------- /fmw/boot/usbcmd.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/usbcmd.h -------------------------------------------------------------------------------- /fmw/boot/version.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/boot/version.h -------------------------------------------------------------------------------- /fmw/user/18f14k50_g.lkr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/18f14k50_g.lkr -------------------------------------------------------------------------------- /fmw/user/CleanUp.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/CleanUp.bat -------------------------------------------------------------------------------- /fmw/user/HardwareProfile.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/HardwareProfile.h -------------------------------------------------------------------------------- /fmw/user/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/Makefile -------------------------------------------------------------------------------- /fmw/user/XuLA_jtag.mcp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/XuLA_jtag.mcp -------------------------------------------------------------------------------- /fmw/user/XuLA_jtag.mcw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/XuLA_jtag.mcw -------------------------------------------------------------------------------- /fmw/user/blinker.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/blinker.c -------------------------------------------------------------------------------- /fmw/user/blinker.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/blinker.h -------------------------------------------------------------------------------- /fmw/user/configbits.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/configbits.c -------------------------------------------------------------------------------- /fmw/user/eeprom_flags.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/eeprom_flags.h -------------------------------------------------------------------------------- /fmw/user/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/main.c -------------------------------------------------------------------------------- /fmw/user/usb_config.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/usb_config.h -------------------------------------------------------------------------------- /fmw/user/usb_descriptors.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/usb_descriptors.c -------------------------------------------------------------------------------- /fmw/user/usbcmd.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/usbcmd.h -------------------------------------------------------------------------------- /fmw/user/user.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/user.c -------------------------------------------------------------------------------- /fmw/user/user.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/user.h -------------------------------------------------------------------------------- /fmw/user/utils.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/utils.c -------------------------------------------------------------------------------- /fmw/user/utils.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/utils.h -------------------------------------------------------------------------------- /fmw/user/version.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/fmw/user/version.h -------------------------------------------------------------------------------- /misc/XuLA-logo.bmp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/misc/XuLA-logo.bmp -------------------------------------------------------------------------------- /misc/XuLA-logo.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/misc/XuLA-logo.svg -------------------------------------------------------------------------------- /misc/clk_freqs.xls: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/misc/clk_freqs.xls -------------------------------------------------------------------------------- /misc/xilinx_rules.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/misc/xilinx_rules.mk -------------------------------------------------------------------------------- /pcb/.solderpad/board.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/pcb/.solderpad/board.pdf -------------------------------------------------------------------------------- /pcb/.solderpad/bom.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/pcb/.solderpad/bom.json -------------------------------------------------------------------------------- /pcb/.solderpad/photo.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/pcb/.solderpad/photo.jpg -------------------------------------------------------------------------------- /pcb/.solderpad/schematic.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/pcb/.solderpad/schematic.pdf -------------------------------------------------------------------------------- /pcb/XuLA-SEP_array.brd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/pcb/XuLA-SEP_array.brd -------------------------------------------------------------------------------- /pcb/XuLA.brd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/pcb/XuLA.brd -------------------------------------------------------------------------------- /pcb/XuLA.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/pcb/XuLA.sch -------------------------------------------------------------------------------- /pcb/eagle.epf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/pcb/eagle.epf -------------------------------------------------------------------------------- /pcb/notes.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/xesscorp/XuLA/HEAD/pcb/notes.txt --------------------------------------------------------------------------------