├── AES ├── 15061075_张安澜_lab1.pdf ├── AES_DEC.v ├── AES_ENC.v ├── DecCore.v ├── EncCore.v ├── InvMixColumns.v ├── InvSubBytes.v ├── Makefile ├── MixColumns.v ├── README.md ├── SubBytes.v ├── aes.c ├── aes.h └── aes_selftest.c ├── LeNet ├── 15061075-张安澜-lab2.pdf ├── LeNet.c ├── LeNet.h ├── LeNet_selftest.c ├── Makefile ├── README.md ├── complete.v ├── conv_1.v ├── conv_2.v ├── fc_1.v ├── fc_2.v ├── input.coe ├── lenet_top.v ├── max_pool.v ├── multi_add.v ├── params.coe ├── pool_1.v ├── pool_2.v └── relu_1.v ├── README.md └── VGG16 ├── 15061075_张安澜_lab3.pdf ├── Makefile ├── README.md ├── bram_top.v ├── conv.v ├── fc.v ├── max_pool.v ├── mult_add.v ├── pool.v ├── relu.v ├── vgg16.c ├── vgg16.h ├── vgg16_selftest.c └── vgg16_top.v /AES/15061075_张安澜_lab1.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/15061075_张安澜_lab1.pdf -------------------------------------------------------------------------------- /AES/AES_DEC.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/AES_DEC.v -------------------------------------------------------------------------------- /AES/AES_ENC.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/AES_ENC.v -------------------------------------------------------------------------------- /AES/DecCore.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/DecCore.v -------------------------------------------------------------------------------- /AES/EncCore.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/EncCore.v -------------------------------------------------------------------------------- /AES/InvMixColumns.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/InvMixColumns.v -------------------------------------------------------------------------------- /AES/InvSubBytes.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/InvSubBytes.v -------------------------------------------------------------------------------- /AES/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/Makefile -------------------------------------------------------------------------------- /AES/MixColumns.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/MixColumns.v -------------------------------------------------------------------------------- /AES/README.md: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /AES/SubBytes.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/SubBytes.v -------------------------------------------------------------------------------- /AES/aes.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/aes.c -------------------------------------------------------------------------------- /AES/aes.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/aes.h -------------------------------------------------------------------------------- /AES/aes_selftest.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/AES/aes_selftest.c -------------------------------------------------------------------------------- /LeNet/15061075-张安澜-lab2.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/15061075-张安澜-lab2.pdf -------------------------------------------------------------------------------- /LeNet/LeNet.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/LeNet.c -------------------------------------------------------------------------------- /LeNet/LeNet.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/LeNet.h -------------------------------------------------------------------------------- /LeNet/LeNet_selftest.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/LeNet_selftest.c -------------------------------------------------------------------------------- /LeNet/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/Makefile -------------------------------------------------------------------------------- /LeNet/README.md: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /LeNet/complete.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/complete.v -------------------------------------------------------------------------------- /LeNet/conv_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/conv_1.v -------------------------------------------------------------------------------- /LeNet/conv_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/conv_2.v -------------------------------------------------------------------------------- /LeNet/fc_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/fc_1.v -------------------------------------------------------------------------------- /LeNet/fc_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/fc_2.v -------------------------------------------------------------------------------- /LeNet/input.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/input.coe -------------------------------------------------------------------------------- /LeNet/lenet_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/lenet_top.v -------------------------------------------------------------------------------- /LeNet/max_pool.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/max_pool.v -------------------------------------------------------------------------------- /LeNet/multi_add.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/multi_add.v -------------------------------------------------------------------------------- /LeNet/params.coe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/params.coe -------------------------------------------------------------------------------- /LeNet/pool_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/pool_1.v -------------------------------------------------------------------------------- /LeNet/pool_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/pool_2.v -------------------------------------------------------------------------------- /LeNet/relu_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/LeNet/relu_1.v -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/README.md -------------------------------------------------------------------------------- /VGG16/15061075_张安澜_lab3.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/15061075_张安澜_lab3.pdf -------------------------------------------------------------------------------- /VGG16/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/Makefile -------------------------------------------------------------------------------- /VGG16/README.md: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /VGG16/bram_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/bram_top.v -------------------------------------------------------------------------------- /VGG16/conv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/conv.v -------------------------------------------------------------------------------- /VGG16/fc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/fc.v -------------------------------------------------------------------------------- /VGG16/max_pool.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/max_pool.v -------------------------------------------------------------------------------- /VGG16/mult_add.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/mult_add.v -------------------------------------------------------------------------------- /VGG16/pool.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/pool.v -------------------------------------------------------------------------------- /VGG16/relu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/relu.v -------------------------------------------------------------------------------- /VGG16/vgg16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/vgg16.c -------------------------------------------------------------------------------- /VGG16/vgg16.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/vgg16.h -------------------------------------------------------------------------------- /VGG16/vgg16_selftest.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/vgg16_selftest.c -------------------------------------------------------------------------------- /VGG16/vgg16_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16/HEAD/VGG16/vgg16_top.v --------------------------------------------------------------------------------