├── .gitignore ├── .npmrc ├── .vscode └── settings.json ├── LICENSE ├── README.assets └── signature.svg ├── README.md ├── _redirects ├── apply-all.sh ├── apply.sh ├── bun.lock ├── ecosystem.config.cjs ├── index.html ├── layouts └── three-cols-header.vue ├── netlify.toml ├── nginx.conf ├── package.json ├── pages ├── 00-Introduction.md ├── 01-Data-Representation.md ├── 02-Machine-Programming-I.md ├── 03-Machine-Programming-II.md ├── 04-Arch-ISA-and-Logic.md ├── 05-Arch-Sequential-and-Pipelined.md ├── 06-Memory-Hierarchy-and-Cache.md ├── 07-Linking.md ├── 08-ECF.md ├── 09-Virtual-Memory.md ├── 10-System-IO.md ├── 11-Network-Programming.md ├── 12-Concurrent-Programming.md └── Index.md ├── public ├── 00-Introduction │ ├── cover.jpg │ ├── pku-art.jpeg │ └── terminal.png ├── 01-Data-Representation │ ├── IEEE.png │ ├── T2U&U2T.png │ ├── cover.jpg │ ├── mem.svg │ ├── overflow.png │ └── signed_overflow.png ├── 02-Machine-Programming-I │ ├── cover.jpg │ ├── jmp-offset.png │ ├── operand.png │ ├── push-pop.png │ ├── registers.png │ ├── runtime-memory.png │ └── stack.png ├── 03-Machine-Programming-II │ ├── alignment-2.png │ ├── alignment.png │ ├── call-and-ret.png │ ├── cover.jpg │ ├── params.png │ ├── sizeof.svg │ └── stack-frame.png ├── 04-Arch-ISA-and-Logic │ ├── Y86-Instruction.png │ ├── Y86_stack.png │ ├── acdb.jpg │ ├── alu.png │ ├── and.png │ ├── aslr.png │ ├── bit_eq.png │ ├── bit_mux.png │ ├── canary.png │ ├── cisc_vs_risc.jpg │ ├── clock-1.png │ ├── clock-2.png │ ├── cover.jpg │ ├── fn_jmp.png │ ├── fn_mov.png │ ├── fn_op.png │ ├── isa.png │ ├── memory-layout-2.png │ ├── memory-layout.png │ ├── memory.png │ ├── not.png │ ├── or.png │ ├── redstone.png │ ├── register.png │ ├── rop-1.png │ ├── rop-2.png │ ├── rop-3.png │ ├── rop-detail.png │ ├── sets.png │ ├── word_eq.png │ └── word_mux.png ├── 05-Arch-Sequential-and-Pipelined │ ├── combination_a.png │ ├── combination_b.png │ ├── control_hazard_jxx.png │ ├── control_hazard_jxx_bubble_1.png │ ├── control_hazard_jxx_bubble_2.png │ ├── control_hazard_ret.png │ ├── control_hazard_ret_bubble.png │ ├── control_hazard_ret_stall.png │ ├── cover.jpg │ ├── data_hazard.png │ ├── data_hazard_2.png │ ├── fetch.png │ ├── forward_1.png │ ├── forward_2.png │ ├── load_use_hazard.png │ ├── load_use_hazard_solution.png │ ├── load_use_hazard_solution_bubble.png │ ├── load_use_hazard_solution_stall.png │ ├── pipe-_hardware.png │ ├── pipe_hardware.png │ ├── pipe_limit_1.png │ ├── pipe_limit_2.png │ ├── pipeline_decode_stage.png │ ├── pipeline_execute_stage.png │ ├── pipeline_fetch_stage.png │ ├── pipeline_memory_stage.png │ ├── seq+_hardware.png │ ├── seq+_pc.png │ ├── seq_hardware.png │ ├── seq_inst_stages_1.png │ ├── seq_inst_stages_2.png │ ├── seq_inst_stages_3.png │ ├── seq_inst_stages_4.png │ ├── special_condition.png │ ├── stall.png │ ├── stall_vs_bubble.png │ ├── with_pipeline.png │ └── without_pipeline.png ├── 06-Memory-Hierarchy-and-Cache │ ├── cache_address.png │ ├── cache_arch.png │ ├── cache_byte_index.png │ ├── cache_direct_mapped.png │ ├── cache_fully_associative.png │ ├── cache_set_associative.png │ ├── cache_set_index.png │ ├── cache_set_index_pos.png │ ├── cover.jpg │ ├── ddrm.png │ ├── disk_multi_zone.svg │ ├── disk_rotate.png │ ├── disk_seek.png │ ├── disk_structure.png │ ├── disk_traditional.svg │ ├── dram.png │ ├── dram_core.png │ ├── dram_example.png │ ├── dram_ras_cas.png │ ├── dram_supercell.png │ ├── memory_hierarchy.png │ ├── memory_hill.png │ ├── memory_hill_prefetch.png │ ├── memory_hill_spatial_locality.png │ ├── memory_hill_temporal_locality.png │ ├── miss.svg │ ├── sdram.png │ ├── sram.png │ ├── ssd.png │ └── thrashing.svg ├── 07-Linking │ ├── compile_system.png │ ├── cover.jpg │ ├── dynamic_linking.png │ ├── executable_object_file.png │ ├── relocatable_object_file.png │ ├── relocate_absolute.png │ ├── relocate_graph.png │ ├── relocate_relative.png │ ├── relocate_result.png │ ├── relocate_source.png │ ├── runtime_memory.png │ └── static_linking.png ├── 08-ECF │ ├── argv_and_envp.png │ ├── common_exception.png │ ├── concurrent.png │ ├── context_switch.png │ ├── cover.jpg │ ├── fault.png │ ├── fork.png │ ├── fork_example_1.png │ ├── fork_example_2_ans.png │ ├── fork_example_2_code.png │ ├── interrupt.png │ ├── private_address_space.png │ ├── process_group.png │ ├── sig_handler.png │ ├── sig_handler_double.png │ ├── syscall.png │ ├── trap.png │ ├── user_stack.png │ └── wait_example.png ├── 09-Virtual-Memory │ ├── address_translation_all.png │ ├── cache_address.png │ ├── cover.jpg │ ├── cow.png │ ├── i7_p1_to_p3.png │ ├── i7_p4.png │ ├── linux_vm_organization.png │ ├── linux_vm_process.png │ ├── loader.png │ ├── mem_protection.png │ ├── memory_hierarchy.png │ ├── mmap.png │ ├── multi_level_page_table.png │ ├── multi_level_page_table_2.png │ ├── page_fault.png │ ├── page_table.png │ ├── page_table_cache.png │ ├── physical_addressing.png │ ├── private_address_space.png │ ├── review_fully_associative.png │ ├── shared_object.png │ ├── tlb.png │ ├── virtual_addressing.png │ ├── vm_as_cache.png │ ├── vm_share_page.png │ ├── vm_translation.png │ ├── vm_translation_detail_hit.png │ ├── vm_translation_detail_miss.png │ └── vp_tlb.png ├── 10-System-IO │ ├── cover.jpg │ ├── open.svg │ ├── shared_files_1.png │ ├── shared_files_2.png │ ├── shared_files_3.png │ ├── shared_files_4.png │ └── tree.png ├── 11-Network-Programming │ ├── client_server.png │ ├── cover.jpg │ ├── domain.png │ ├── getaddrinfo_res.png │ ├── internet.png │ ├── internet_transfer.png │ ├── lan.png │ ├── listen_fd_vs_connected_fd.png │ ├── network_io.png │ ├── socket_interface.png │ ├── socket_pair.png │ ├── tcp_vs_udp.png │ └── wan.png ├── 12-Concurrent-Programming │ ├── conc_based_on_processes.png │ ├── conc_based_on_processes_logic_flow.png │ ├── cover.jpg │ ├── cp.png │ ├── multithread.png │ ├── thread-concurrent.png │ ├── thread-parallel.png │ ├── thread-stack.png │ └── thread_safe_func.png └── wechat.jpg ├── slides.md ├── snippets └── external.ts ├── style.css ├── update.sh └── vercel.json /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/.gitignore -------------------------------------------------------------------------------- /.npmrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/.npmrc -------------------------------------------------------------------------------- /.vscode/settings.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/.vscode/settings.json -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/LICENSE -------------------------------------------------------------------------------- /README.assets/signature.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/README.assets/signature.svg -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/README.md -------------------------------------------------------------------------------- /_redirects: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/_redirects -------------------------------------------------------------------------------- /apply-all.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/apply-all.sh -------------------------------------------------------------------------------- /apply.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/apply.sh -------------------------------------------------------------------------------- /bun.lock: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/bun.lock -------------------------------------------------------------------------------- /ecosystem.config.cjs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/ecosystem.config.cjs -------------------------------------------------------------------------------- /index.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/index.html -------------------------------------------------------------------------------- /layouts/three-cols-header.vue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/layouts/three-cols-header.vue -------------------------------------------------------------------------------- /netlify.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/netlify.toml -------------------------------------------------------------------------------- /nginx.conf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/nginx.conf -------------------------------------------------------------------------------- /package.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/package.json -------------------------------------------------------------------------------- /pages/00-Introduction.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/00-Introduction.md -------------------------------------------------------------------------------- /pages/01-Data-Representation.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/01-Data-Representation.md -------------------------------------------------------------------------------- /pages/02-Machine-Programming-I.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/02-Machine-Programming-I.md -------------------------------------------------------------------------------- /pages/03-Machine-Programming-II.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/03-Machine-Programming-II.md -------------------------------------------------------------------------------- /pages/04-Arch-ISA-and-Logic.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/04-Arch-ISA-and-Logic.md -------------------------------------------------------------------------------- /pages/05-Arch-Sequential-and-Pipelined.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/05-Arch-Sequential-and-Pipelined.md -------------------------------------------------------------------------------- /pages/06-Memory-Hierarchy-and-Cache.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/06-Memory-Hierarchy-and-Cache.md -------------------------------------------------------------------------------- /pages/07-Linking.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/07-Linking.md -------------------------------------------------------------------------------- /pages/08-ECF.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/08-ECF.md -------------------------------------------------------------------------------- /pages/09-Virtual-Memory.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/09-Virtual-Memory.md -------------------------------------------------------------------------------- /pages/10-System-IO.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/10-System-IO.md -------------------------------------------------------------------------------- /pages/11-Network-Programming.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/11-Network-Programming.md -------------------------------------------------------------------------------- /pages/12-Concurrent-Programming.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/12-Concurrent-Programming.md -------------------------------------------------------------------------------- /pages/Index.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/pages/Index.md -------------------------------------------------------------------------------- /public/00-Introduction/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/00-Introduction/cover.jpg -------------------------------------------------------------------------------- /public/00-Introduction/pku-art.jpeg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/00-Introduction/pku-art.jpeg -------------------------------------------------------------------------------- /public/00-Introduction/terminal.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/00-Introduction/terminal.png -------------------------------------------------------------------------------- /public/01-Data-Representation/IEEE.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/01-Data-Representation/IEEE.png -------------------------------------------------------------------------------- /public/01-Data-Representation/T2U&U2T.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/01-Data-Representation/T2U&U2T.png -------------------------------------------------------------------------------- /public/01-Data-Representation/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/01-Data-Representation/cover.jpg -------------------------------------------------------------------------------- /public/01-Data-Representation/mem.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/01-Data-Representation/mem.svg -------------------------------------------------------------------------------- /public/01-Data-Representation/overflow.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/01-Data-Representation/overflow.png -------------------------------------------------------------------------------- /public/01-Data-Representation/signed_overflow.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/01-Data-Representation/signed_overflow.png -------------------------------------------------------------------------------- /public/02-Machine-Programming-I/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/02-Machine-Programming-I/cover.jpg -------------------------------------------------------------------------------- /public/02-Machine-Programming-I/jmp-offset.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/02-Machine-Programming-I/jmp-offset.png -------------------------------------------------------------------------------- /public/02-Machine-Programming-I/operand.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/02-Machine-Programming-I/operand.png -------------------------------------------------------------------------------- /public/02-Machine-Programming-I/push-pop.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/02-Machine-Programming-I/push-pop.png -------------------------------------------------------------------------------- /public/02-Machine-Programming-I/registers.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/02-Machine-Programming-I/registers.png -------------------------------------------------------------------------------- /public/02-Machine-Programming-I/runtime-memory.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/02-Machine-Programming-I/runtime-memory.png -------------------------------------------------------------------------------- /public/02-Machine-Programming-I/stack.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/02-Machine-Programming-I/stack.png -------------------------------------------------------------------------------- /public/03-Machine-Programming-II/alignment-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/03-Machine-Programming-II/alignment-2.png -------------------------------------------------------------------------------- /public/03-Machine-Programming-II/alignment.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/03-Machine-Programming-II/alignment.png -------------------------------------------------------------------------------- /public/03-Machine-Programming-II/call-and-ret.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/03-Machine-Programming-II/call-and-ret.png -------------------------------------------------------------------------------- /public/03-Machine-Programming-II/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/03-Machine-Programming-II/cover.jpg -------------------------------------------------------------------------------- /public/03-Machine-Programming-II/params.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/03-Machine-Programming-II/params.png -------------------------------------------------------------------------------- /public/03-Machine-Programming-II/sizeof.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/03-Machine-Programming-II/sizeof.svg -------------------------------------------------------------------------------- /public/03-Machine-Programming-II/stack-frame.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/03-Machine-Programming-II/stack-frame.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/Y86-Instruction.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/Y86-Instruction.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/Y86_stack.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/Y86_stack.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/acdb.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/acdb.jpg -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/alu.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/alu.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/and.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/and.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/aslr.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/aslr.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/bit_eq.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/bit_eq.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/bit_mux.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/bit_mux.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/canary.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/canary.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/cisc_vs_risc.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/cisc_vs_risc.jpg -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/clock-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/clock-1.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/clock-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/clock-2.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/cover.jpg -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/fn_jmp.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/fn_jmp.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/fn_mov.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/fn_mov.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/fn_op.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/fn_op.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/isa.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/isa.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/memory-layout-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/memory-layout-2.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/memory-layout.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/memory-layout.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/memory.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/memory.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/not.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/not.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/or.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/or.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/redstone.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/redstone.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/register.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/register.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/rop-1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/rop-1.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/rop-2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/rop-2.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/rop-3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/rop-3.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/rop-detail.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/rop-detail.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/sets.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/sets.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/word_eq.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/word_eq.png -------------------------------------------------------------------------------- /public/04-Arch-ISA-and-Logic/word_mux.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/04-Arch-ISA-and-Logic/word_mux.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/combination_a.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/combination_a.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/combination_b.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/combination_b.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/control_hazard_jxx.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/control_hazard_jxx.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/control_hazard_jxx_bubble_1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/control_hazard_jxx_bubble_1.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/control_hazard_jxx_bubble_2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/control_hazard_jxx_bubble_2.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/control_hazard_ret.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/control_hazard_ret.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/control_hazard_ret_bubble.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/control_hazard_ret_bubble.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/control_hazard_ret_stall.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/control_hazard_ret_stall.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/cover.jpg -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/data_hazard.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/data_hazard.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/data_hazard_2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/data_hazard_2.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/fetch.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/fetch.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/forward_1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/forward_1.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/forward_2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/forward_2.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/load_use_hazard.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/load_use_hazard.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/load_use_hazard_solution.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/load_use_hazard_solution.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/load_use_hazard_solution_bubble.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/load_use_hazard_solution_bubble.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/load_use_hazard_solution_stall.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/load_use_hazard_solution_stall.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/pipe-_hardware.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/pipe-_hardware.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/pipe_hardware.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/pipe_hardware.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/pipe_limit_1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/pipe_limit_1.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/pipe_limit_2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/pipe_limit_2.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/pipeline_decode_stage.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/pipeline_decode_stage.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/pipeline_execute_stage.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/pipeline_execute_stage.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/pipeline_fetch_stage.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/pipeline_fetch_stage.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/pipeline_memory_stage.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/pipeline_memory_stage.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/seq+_hardware.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/seq+_hardware.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/seq+_pc.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/seq+_pc.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/seq_hardware.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/seq_hardware.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/seq_inst_stages_1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/seq_inst_stages_1.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/seq_inst_stages_2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/seq_inst_stages_2.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/seq_inst_stages_3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/seq_inst_stages_3.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/seq_inst_stages_4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/seq_inst_stages_4.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/special_condition.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/special_condition.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/stall.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/stall.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/stall_vs_bubble.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/stall_vs_bubble.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/with_pipeline.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/with_pipeline.png -------------------------------------------------------------------------------- /public/05-Arch-Sequential-and-Pipelined/without_pipeline.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/05-Arch-Sequential-and-Pipelined/without_pipeline.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/cache_address.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/cache_address.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/cache_arch.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/cache_arch.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/cache_byte_index.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/cache_byte_index.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/cache_direct_mapped.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/cache_direct_mapped.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/cache_fully_associative.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/cache_fully_associative.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/cache_set_associative.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/cache_set_associative.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/cache_set_index.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/cache_set_index.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/cache_set_index_pos.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/cache_set_index_pos.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/cover.jpg -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/ddrm.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/ddrm.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/disk_multi_zone.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/disk_multi_zone.svg -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/disk_rotate.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/disk_rotate.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/disk_seek.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/disk_seek.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/disk_structure.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/disk_structure.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/disk_traditional.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/disk_traditional.svg -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/dram.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/dram.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/dram_core.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/dram_core.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/dram_example.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/dram_example.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/dram_ras_cas.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/dram_ras_cas.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/dram_supercell.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/dram_supercell.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/memory_hierarchy.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/memory_hierarchy.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/memory_hill.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/memory_hill.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/memory_hill_prefetch.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/memory_hill_prefetch.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/memory_hill_spatial_locality.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/memory_hill_spatial_locality.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/memory_hill_temporal_locality.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/memory_hill_temporal_locality.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/miss.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/miss.svg -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/sdram.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/sdram.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/sram.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/sram.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/ssd.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/ssd.png -------------------------------------------------------------------------------- /public/06-Memory-Hierarchy-and-Cache/thrashing.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/06-Memory-Hierarchy-and-Cache/thrashing.svg -------------------------------------------------------------------------------- /public/07-Linking/compile_system.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/compile_system.png -------------------------------------------------------------------------------- /public/07-Linking/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/cover.jpg -------------------------------------------------------------------------------- /public/07-Linking/dynamic_linking.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/dynamic_linking.png -------------------------------------------------------------------------------- /public/07-Linking/executable_object_file.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/executable_object_file.png -------------------------------------------------------------------------------- /public/07-Linking/relocatable_object_file.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/relocatable_object_file.png -------------------------------------------------------------------------------- /public/07-Linking/relocate_absolute.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/relocate_absolute.png -------------------------------------------------------------------------------- /public/07-Linking/relocate_graph.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/relocate_graph.png -------------------------------------------------------------------------------- /public/07-Linking/relocate_relative.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/relocate_relative.png -------------------------------------------------------------------------------- /public/07-Linking/relocate_result.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/relocate_result.png -------------------------------------------------------------------------------- /public/07-Linking/relocate_source.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/relocate_source.png -------------------------------------------------------------------------------- /public/07-Linking/runtime_memory.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/runtime_memory.png -------------------------------------------------------------------------------- /public/07-Linking/static_linking.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/07-Linking/static_linking.png -------------------------------------------------------------------------------- /public/08-ECF/argv_and_envp.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/argv_and_envp.png -------------------------------------------------------------------------------- /public/08-ECF/common_exception.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/common_exception.png -------------------------------------------------------------------------------- /public/08-ECF/concurrent.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/concurrent.png -------------------------------------------------------------------------------- /public/08-ECF/context_switch.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/context_switch.png -------------------------------------------------------------------------------- /public/08-ECF/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/cover.jpg -------------------------------------------------------------------------------- /public/08-ECF/fault.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/fault.png -------------------------------------------------------------------------------- /public/08-ECF/fork.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/fork.png -------------------------------------------------------------------------------- /public/08-ECF/fork_example_1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/fork_example_1.png -------------------------------------------------------------------------------- /public/08-ECF/fork_example_2_ans.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/fork_example_2_ans.png -------------------------------------------------------------------------------- /public/08-ECF/fork_example_2_code.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/fork_example_2_code.png -------------------------------------------------------------------------------- /public/08-ECF/interrupt.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/interrupt.png -------------------------------------------------------------------------------- /public/08-ECF/private_address_space.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/private_address_space.png -------------------------------------------------------------------------------- /public/08-ECF/process_group.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/process_group.png -------------------------------------------------------------------------------- /public/08-ECF/sig_handler.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/sig_handler.png -------------------------------------------------------------------------------- /public/08-ECF/sig_handler_double.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/sig_handler_double.png -------------------------------------------------------------------------------- /public/08-ECF/syscall.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/syscall.png -------------------------------------------------------------------------------- /public/08-ECF/trap.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/trap.png -------------------------------------------------------------------------------- /public/08-ECF/user_stack.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/user_stack.png -------------------------------------------------------------------------------- /public/08-ECF/wait_example.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/08-ECF/wait_example.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/address_translation_all.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/address_translation_all.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/cache_address.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/cache_address.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/cover.jpg -------------------------------------------------------------------------------- /public/09-Virtual-Memory/cow.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/cow.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/i7_p1_to_p3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/i7_p1_to_p3.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/i7_p4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/i7_p4.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/linux_vm_organization.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/linux_vm_organization.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/linux_vm_process.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/linux_vm_process.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/loader.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/loader.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/mem_protection.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/mem_protection.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/memory_hierarchy.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/memory_hierarchy.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/mmap.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/mmap.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/multi_level_page_table.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/multi_level_page_table.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/multi_level_page_table_2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/multi_level_page_table_2.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/page_fault.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/page_fault.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/page_table.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/page_table.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/page_table_cache.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/page_table_cache.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/physical_addressing.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/physical_addressing.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/private_address_space.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/private_address_space.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/review_fully_associative.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/review_fully_associative.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/shared_object.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/shared_object.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/tlb.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/tlb.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/virtual_addressing.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/virtual_addressing.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/vm_as_cache.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/vm_as_cache.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/vm_share_page.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/vm_share_page.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/vm_translation.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/vm_translation.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/vm_translation_detail_hit.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/vm_translation_detail_hit.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/vm_translation_detail_miss.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/vm_translation_detail_miss.png -------------------------------------------------------------------------------- /public/09-Virtual-Memory/vp_tlb.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/09-Virtual-Memory/vp_tlb.png -------------------------------------------------------------------------------- /public/10-System-IO/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/10-System-IO/cover.jpg -------------------------------------------------------------------------------- /public/10-System-IO/open.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/10-System-IO/open.svg -------------------------------------------------------------------------------- /public/10-System-IO/shared_files_1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/10-System-IO/shared_files_1.png -------------------------------------------------------------------------------- /public/10-System-IO/shared_files_2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/10-System-IO/shared_files_2.png -------------------------------------------------------------------------------- /public/10-System-IO/shared_files_3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/10-System-IO/shared_files_3.png -------------------------------------------------------------------------------- /public/10-System-IO/shared_files_4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/10-System-IO/shared_files_4.png -------------------------------------------------------------------------------- /public/10-System-IO/tree.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/10-System-IO/tree.png -------------------------------------------------------------------------------- /public/11-Network-Programming/client_server.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/client_server.png -------------------------------------------------------------------------------- /public/11-Network-Programming/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/cover.jpg -------------------------------------------------------------------------------- /public/11-Network-Programming/domain.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/domain.png -------------------------------------------------------------------------------- /public/11-Network-Programming/getaddrinfo_res.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/getaddrinfo_res.png -------------------------------------------------------------------------------- /public/11-Network-Programming/internet.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/internet.png -------------------------------------------------------------------------------- /public/11-Network-Programming/internet_transfer.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/internet_transfer.png -------------------------------------------------------------------------------- /public/11-Network-Programming/lan.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/lan.png -------------------------------------------------------------------------------- /public/11-Network-Programming/listen_fd_vs_connected_fd.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/listen_fd_vs_connected_fd.png -------------------------------------------------------------------------------- /public/11-Network-Programming/network_io.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/network_io.png -------------------------------------------------------------------------------- /public/11-Network-Programming/socket_interface.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/socket_interface.png -------------------------------------------------------------------------------- /public/11-Network-Programming/socket_pair.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/socket_pair.png -------------------------------------------------------------------------------- /public/11-Network-Programming/tcp_vs_udp.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/tcp_vs_udp.png -------------------------------------------------------------------------------- /public/11-Network-Programming/wan.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/11-Network-Programming/wan.png -------------------------------------------------------------------------------- /public/12-Concurrent-Programming/conc_based_on_processes.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/12-Concurrent-Programming/conc_based_on_processes.png -------------------------------------------------------------------------------- /public/12-Concurrent-Programming/conc_based_on_processes_logic_flow.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/12-Concurrent-Programming/conc_based_on_processes_logic_flow.png -------------------------------------------------------------------------------- /public/12-Concurrent-Programming/cover.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/12-Concurrent-Programming/cover.jpg -------------------------------------------------------------------------------- /public/12-Concurrent-Programming/cp.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/12-Concurrent-Programming/cp.png -------------------------------------------------------------------------------- /public/12-Concurrent-Programming/multithread.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/12-Concurrent-Programming/multithread.png -------------------------------------------------------------------------------- /public/12-Concurrent-Programming/thread-concurrent.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/12-Concurrent-Programming/thread-concurrent.png -------------------------------------------------------------------------------- /public/12-Concurrent-Programming/thread-parallel.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/12-Concurrent-Programming/thread-parallel.png -------------------------------------------------------------------------------- /public/12-Concurrent-Programming/thread-stack.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/12-Concurrent-Programming/thread-stack.png -------------------------------------------------------------------------------- /public/12-Concurrent-Programming/thread_safe_func.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/12-Concurrent-Programming/thread_safe_func.png -------------------------------------------------------------------------------- /public/wechat.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/public/wechat.jpg -------------------------------------------------------------------------------- /slides.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/slides.md -------------------------------------------------------------------------------- /snippets/external.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/snippets/external.ts -------------------------------------------------------------------------------- /style.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/style.css -------------------------------------------------------------------------------- /update.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/update.sh -------------------------------------------------------------------------------- /vercel.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/zhuozhiyongde/Arthals-ICS-Slides/HEAD/vercel.json --------------------------------------------------------------------------------